SPG8000A
Master Sync / Master Clock Reference Generator
Specifications and Performance Verification
SPG8000A
Master Sync / Master Clock Reference Generator
Specifications and Performance Verification

This document applies to firmware version 1.8 and above.

www.tek.com
077-1219-00
Warranty

Tektronix warrants that this product will be free from defects in materials and workmanship for a period of one (1) year from the date of shipment. If any such product proves defective during this warranty period, Tektronix, at its option, either will repair the defective product without charge for parts and labor, or will provide a replacement in exchange for the defective product. Parts, modules and replacement products used by Tektronix for warranty work may be new or reconditioned to like new performance. All replaced parts, modules and products become the property of Tektronix.

In order to obtain service under this warranty, Customer must notify Tektronix of the defect before the expiration of the warranty period and make suitable arrangements for the performance of service. Customer shall be responsible for packaging and shipping the defective product to the service center designated by Tektronix, with shipping charges prepaid. Tektronix shall pay for the return of the product to Customer if the shipment is to a location within the country in which the Tektronix service center is located. Customer shall be responsible for paying all shipping charges, duties, taxes, and any other charges for products returned to any other locations.

This warranty shall not apply to any defect, failure or damage caused by improper use or improper or inadequate maintenance and care. Tektronix shall not be obligated to furnish service under this warranty a) to repair damage resulting from attempts by personnel other than Tektronix representatives to install, repair or service the product; b) to repair damage resulting from improper use or connection to incompatible equipment; c) to repair any damage or malfunction caused by the use of non-Tektronix supplies; or d) to service a product that has been modified or integrated with other products when the effect of such modification or integration increases the time or difficulty of servicing the product.

THIS WARRANTY IS GIVEN BY TEKTRONIX WITH RESPECT TO THE PRODUCT IN LIEU OF ANY OTHER WARRANTIES, EXPRESS OR IMPLIED. TEKTRONIX AND ITS VENDORS DISCLAIM ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. TEKTRONIX' RESPONSIBILITY TO REPAIR OR REPLACE DEFECTIVE PRODUCTS IS THE SOLE AND EXCLUSIVE REMEDY PROVIDED TO THE CUSTOMER FOR BREACH OF THIS WARRANTY. TEKTRONIX AND ITS VENDORS WILL NOT BE LIABLE FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES IRRESPECTIVE OF WHETHER TEKTRONIX OR THE VENDOR HAS ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES.

[W2 – 15AUG04]
# Table of Contents

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Important safety information</td>
<td>v</td>
</tr>
<tr>
<td>General safety summary</td>
<td>v</td>
</tr>
<tr>
<td>Service safety summary</td>
<td>vii</td>
</tr>
<tr>
<td>Terms in the manual</td>
<td>viii</td>
</tr>
<tr>
<td>Terms on the product</td>
<td>viii</td>
</tr>
<tr>
<td>Symbols on the product</td>
<td>viii</td>
</tr>
<tr>
<td>Preface</td>
<td>ix</td>
</tr>
<tr>
<td>Product documentation</td>
<td>ix</td>
</tr>
</tbody>
</table>

## Base unit specifications

- Timebase characteristics                                              | 1    |
- Interface characteristics                                             | 2    |
- Power characteristics                                                 | 3    |
- Black and sine outputs                                                | 4    |
- LTC outputs                                                           | 5    |
- Genlock VITC and LTC input                                            | 6    |
- Word clock output specifications                                      | 7    |
- Environmental characteristics                                         | 8    |
- Mechanical characteristics                                           | 9    |

## Option BG specifications

- Black and composite outputs                                          | 11   |

## Option AG specifications

- AES-EBU serial digital audio outputs and silence outputs             | 13   |

## Option SDI specifications

- Option SDI serial video outputs                                      | 15   |
- SDI7 video signal content                                            | 17   |
- SDI embedded audio and ancillary data                                | 17   |

## Option GPS specifications

- GPS or GLONASS antenna input                                          | 21   |
- GPS timebase                                                          | 22   |
Option PTP specifications

Option SX specifications

Option LX specifications

Performance verification

Preparation .................................................................................................................................... 31
Instrument warm-up period ..................................................................................................... 31
Save the Power On default settings ......................................................................................... 31
Set the SPG8000A to Factory Mode ....................................................................................... 31
Load the factory preset ............................................................................................................ 32
Diagnostics tests ........................................................................................................................... 32
Required equipment ................................................................................................................ 32
Test record ............................................................................................................................... 33
Diagnostics test procedure ....................................................................................................... 34
SPG8000A base unit performance verification ............................................................................ 37
Required equipment ................................................................................................................ 37
Test record ............................................................................................................................... 38
Master clock accuracy test ...................................................................................................... 42
Genlock function test ................................................................................................................ 43
Genlock bit integrity and input gain test ................................................................................. 49
LTC input gain and impedance test ........................................................................................ 51
Black output functional test and frame pulse test ................................................................. 54
Black output bit integrity test .................................................................................................. 56
Black amplitude and offset test (SD) ...................................................................................... 57
Trilevel sync output test (HD) ................................................................................................. 58
Black output rise and fall time test ........................................................................................ 59
Sine amplitude test .................................................................................................................. 60
LTC level test .......................................................................................................................... 61
GPI output functional test ........................................................................................................ 62
GPI input functional test .......................................................................................................... 64
GPI input recall test ................................................................................................................ 65
48 kHz clock output level test ................................................................................................. 66
Option AG performance verification ........................................................................................ 68
Required equipment ................................................................................................................ 68
<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test record</td>
<td>69</td>
</tr>
<tr>
<td>Procedures</td>
<td>69</td>
</tr>
<tr>
<td>AES-EBU serial digital audio output level test</td>
<td>69</td>
</tr>
<tr>
<td>Option BG performance verification</td>
<td>73</td>
</tr>
<tr>
<td>Required equipment</td>
<td>73</td>
</tr>
<tr>
<td>Test record</td>
<td>74</td>
</tr>
<tr>
<td>Procedures</td>
<td>75</td>
</tr>
<tr>
<td>Trilevel sync outputs test</td>
<td>75</td>
</tr>
<tr>
<td>Black output and offset test (SD)</td>
<td>77</td>
</tr>
<tr>
<td>Composite offset and gain test</td>
<td>78</td>
</tr>
<tr>
<td>Composite luminance - chrominance gain match test</td>
<td>79</td>
</tr>
<tr>
<td>Option GPS performance verification</td>
<td>81</td>
</tr>
<tr>
<td>Required equipment</td>
<td>81</td>
</tr>
<tr>
<td>Test record</td>
<td>83</td>
</tr>
<tr>
<td>Procedures</td>
<td>84</td>
</tr>
<tr>
<td>Set to factory mode and load factory preset</td>
<td>84</td>
</tr>
<tr>
<td>DC antenna output power voltage test</td>
<td>84</td>
</tr>
<tr>
<td>Antenna current and fault thresholds test</td>
<td>85</td>
</tr>
<tr>
<td>Lock to GPS or GLONASS signal from antenna test</td>
<td>87</td>
</tr>
<tr>
<td>Frequency and frame timing accuracy test</td>
<td>89</td>
</tr>
<tr>
<td>Internal frequency calibration test</td>
<td>92</td>
</tr>
<tr>
<td>Option PTP performance verification</td>
<td>94</td>
</tr>
<tr>
<td>Required equipment</td>
<td>94</td>
</tr>
<tr>
<td>Test record</td>
<td>95</td>
</tr>
<tr>
<td>Procedures</td>
<td>95</td>
</tr>
<tr>
<td>Master mode test</td>
<td>95</td>
</tr>
<tr>
<td>Slave mode tests</td>
<td>99</td>
</tr>
<tr>
<td>Options SDI and 3G performance verification</td>
<td>104</td>
</tr>
<tr>
<td>Required equipment</td>
<td>104</td>
</tr>
<tr>
<td>Test record</td>
<td>105</td>
</tr>
<tr>
<td>Preparation</td>
<td>108</td>
</tr>
<tr>
<td>Check for Option 3G</td>
<td>108</td>
</tr>
<tr>
<td>SDI diagnostics</td>
<td>108</td>
</tr>
<tr>
<td>Output functional and jitter test</td>
<td>110</td>
</tr>
<tr>
<td>Amplitude characterization</td>
<td>111</td>
</tr>
<tr>
<td>Set up the digital signal analyzer</td>
<td>112</td>
</tr>
<tr>
<td>Part B: characterization of the test system</td>
<td>114</td>
</tr>
<tr>
<td>SDI output amplitude</td>
<td>115</td>
</tr>
<tr>
<td>SDI rise and fall time</td>
<td>117</td>
</tr>
</tbody>
</table>
Important safety information

This manual contains information and warnings that must be followed by the user for safe operation and to keep the product in a safe condition.

To safely perform service on this product, see the Service safety summary that follows the General safety summary.

General safety summary

Use the product only as specified. Review the following safety precautions to avoid injury and prevent damage to this product or any products connected to it. Carefully read all instructions. Retain these instructions for future reference.

Comply with local and national safety codes.

For correct and safe operation of the product, it is essential that you follow generally accepted safety procedures in addition to the safety precautions specified in this manual.

The product is designed to be used by trained personnel only.

Only qualified personnel who are aware of the hazards involved should remove the cover for repair, maintenance, or adjustment.

Before use, always check the product with a known source to be sure it is operating correctly.

This product is not intended for detection of hazardous voltages.

While using this product, you may need to access other parts of a larger system. Read the safety sections of the other component manuals for warnings and cautions related to operating the system.

When incorporating this equipment into a system, the safety of that system is the responsibility of the assembler of the system.
Important safety information

To avoid fire or personal injury

**Use proper power cord.** Use only the power cord specified for this product and certified for the country of use.

**Ground the product.** This product is grounded through the grounding conductor of the power cord. To avoid electric shock, the grounding conductor must be connected to earth ground. Before making connections to the input or output terminals of the product, ensure that the product is properly grounded. Do not disable the power cord grounding connection.

**Power disconnect.** The power cord disconnects the product from the power source. See instructions for the location. Do not position the equipment so that it is difficult to operate the power cord; it must remain accessible to the user at all times to allow for quick disconnection if needed.

**Observe all terminal ratings.** To avoid fire or shock hazard, observe all rating and markings on the product. Consult the product manual for further ratings information before making connections to the product.

Do not apply a potential to any terminal, including the common terminal, that exceeds the maximum rating of that terminal.

**Do not operate without covers.** Do not operate this product with covers or panels removed, or with the case open. Hazardous voltage exposure is possible.

**Avoid exposed circuitry.** Do not touch exposed connections and components when power is present.

**Do not operate with suspected failures.** If you suspect that there is damage to this product, have it inspected by qualified service personnel.

Disable the product if it is damaged. Do not use the product if it is damaged or operates incorrectly. If in doubt about safety of the product, turn it off and disconnect the power cord. Clearly mark the product to prevent its further operation.

Before use, inspect voltage probes, test leads, and accessories for mechanical damage and replace when damaged. Do not use probes or test leads if they are damaged, if there is exposed metal, or if a wear indicator shows.

Examine the exterior of the product before you use it. Look for cracks or missing pieces.

Use only specified replacement parts.

**Do not operate in wet/damp conditions.** Be aware that condensation may occur if a unit is moved from a cold to a warm environment.

**Do not operate in an explosive atmosphere.**

**Keep product surfaces clean and dry.** Remove the input signals before you clean the product.

**Provide proper ventilation.** Refer to the manual's installation instructions for details on installing the product so it has proper ventilation.

Slots and openings are provided for ventilation and should never be covered or otherwise obstructed. Do not push objects into any of the openings.

**Provide a safe working environment.** Always place the product in a location convenient for viewing the display and indicators.
Be sure your work area meets applicable ergonomic standards. Consult with an ergonomics professional to avoid stress injuries.

Use only the Tektronix rackmount hardware specified for this product.

**Service safety summary**

The *Service safety summary* section contains additional information required to safely perform service on the product. Only qualified personnel should perform service procedures. Read this *Service safety summary* and the *General safety summary* before performing any service procedures.

**To avoid electric shock.** Do not touch exposed connections.

**Do not service alone.** Do not perform internal service or adjustments of this product unless another person capable of rendering first aid and resuscitation is present.

**Disconnect power.** To avoid electric shock, switch off the product power and disconnect the power cord from the mains power before removing any covers or panels, or opening the case for servicing.

**Use care when servicing with power on.** Dangerous voltages or currents may exist in this product. Disconnect power, remove battery (if applicable), and disconnect test leads before removing protective panels, soldering, or replacing components.

**Verify safety after repair.** Always recheck ground continuity and mains dielectric strength after performing a repair.
Terms in the manual

These terms may appear in this manual:

---

**WARNING.** Warning statements identify conditions or practices that could result in injury or loss of life.

---

**CAUTION.** Caution statements identify conditions or practices that could result in damage to this product or other property.

Terms on the product

These terms may appear on the product:

- **DANGER** indicates an injury hazard immediately accessible as you read the marking.
- **WARNING** indicates an injury hazard not immediately accessible as you read the marking.
- **CAUTION** indicates a hazard to property including the product.

Symbols on the product

When this symbol is marked on the product, be sure to consult the manual to find out the nature of the potential hazards and any actions which have to be taken to avoid them. (This symbol may also be used to refer the user to ratings in the manual.)

The following symbols may appear on the product:

- ![Symbol 1](image1.png)
- ![Symbol 2](image2.png)
Preface

This manual describes the specifications and performance verification procedures for the SPG8000 Master Sync / Clock Reference Generator, with or without all of the available options.

This manual is divided into two sections:
- Specifications provides physical and electrical characteristics.
- Performance verification provides procedures to verify the warranted characteristics of the base unit and all options.

Product documentation

The following table contains a list of documents that include user information about the SPG8000A generator.

Table 1: Product documentation

<table>
<thead>
<tr>
<th>Document</th>
<th>Tektronix Part Number</th>
<th>Description</th>
<th>Availability</th>
</tr>
</thead>
<tbody>
<tr>
<td>Installation and Safety Instructions</td>
<td>071-3479-xx (English)</td>
<td>Describes how to install the instrument and provides basic operating information</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>077-1214-xx (Japanese)</td>
<td></td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>077-1215-xx (Russian)</td>
<td></td>
<td>✓</td>
</tr>
<tr>
<td>User Manual</td>
<td>077-1216-xx</td>
<td>Provides detailed operating information</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>077-1217-xx (Japanese)</td>
<td></td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>077-1218-xx (Russian)</td>
<td></td>
<td>✓</td>
</tr>
<tr>
<td>Specifications and Performance Verification</td>
<td>077-1219-xx</td>
<td>Lists the product specifications and provides procedures for verifying the performance of the instrument</td>
<td>✓</td>
</tr>
<tr>
<td>Service Manual</td>
<td>077-1220-xx</td>
<td>Describes how to service the instrument to the module level (such as circuit boards and fuses)</td>
<td>✓</td>
</tr>
<tr>
<td>Declassification and Security Instructions</td>
<td>077-1221-xx</td>
<td>Describes how to clear or sanitize the data storage (memory) devices in the product for customers with data security concerns.</td>
<td>✓</td>
</tr>
<tr>
<td>Release Notes</td>
<td>077-1222-xx</td>
<td>Describes the new features, improvements, and limitations of the instrument firmware</td>
<td>✓</td>
</tr>
<tr>
<td>Video Sync Pulse Generator and Electronic Changeover Unit System Integration Technical Reference</td>
<td>077-0563-xx (ECO422D)</td>
<td>Provides information for system integrators who are designing systems for high-definition (HD) and standard-definition (SD) digital video content where Tektronix electronic changeover units and video sync pulse generators are to be deployed.</td>
<td>✓</td>
</tr>
</tbody>
</table>
The information in this section provides electrical, mechanical, and environmental specifications for the SPG8000A generator base unit.

The performance requirements listed in the electrical characteristics portion of these specifications apply over an ambient temperature range of 0 °C to +50 °C. The rated accuracies are valid when the instrument is calibrated at an ambient temperature range of +20 °C to +30 °C, after a warm-up time of 20 minutes.

The following tables list certification and compliance information, and the electrical, environmental, and mechanical characteristics of the SPG8000A generator base unit. Specifications for optional features are provided later in this manual.

## Timebase characteristics

<table>
<thead>
<tr>
<th>Description</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Frequency accuracy in internal mode</strong></td>
<td>±135 x 10⁻⁹ over 1 year calibration interval</td>
</tr>
<tr>
<td></td>
<td>After 20 minute instrument warm up. Includes drift and temperature variation. Initial setting after adjustment will typically be within 10 x 10⁻⁹.</td>
</tr>
<tr>
<td><strong>Frequency accuracy over temperature</strong></td>
<td>±2 x 10⁻⁹ for ±5 °C variation, ±10 x 10⁻⁹ for 0 to 50 °C</td>
</tr>
<tr>
<td><strong>Frequency drift aging</strong></td>
<td>&lt; ±100 x 10⁻⁹ per year for internal, stay current frequency and stay genlock modes at constant temperature</td>
</tr>
<tr>
<td><strong>Frequency variation from vibration and shock</strong></td>
<td>±25 x 10⁻⁹ typical from 6 ms half-sine shocks over 20 g</td>
</tr>
<tr>
<td><strong>Genlock range</strong></td>
<td>±7.5 x 10⁻⁶</td>
</tr>
</tbody>
</table>
## Interface characteristics

| **Keyboard** | 17 buttons with green LED backlight, 6 Fault indicators with Red / Green backlight. |
| **Display** | LCD with 2 line x 40 characters with backlight, 153 x 15 mm active area. |
| **Ethernet functionality** | 1000base-T, 100BASE-TX and 10BASE-T Compliant with IEEE 802.3-2000 and ANSI X3.263-1995 standards |
| **Ethernet connector** | 8P8C connector supporting 10/100 BaseT  

The 8P8C (also known as RJ45) connector has built in LEDs. The Green LED indicates an active connection. The Yellow LED indicates speed. ON = 100, OFF = 10.  

Wiring follows TIA/EIA-568-B T568A standard Ethernet pin assignments. |
| **GPI** | General Purpose Interface for uses such as setting presets or driving alarms. The 15 pin connection has 1 configurable input and 2 configurable outputs. The 9 pin carries the same signal as the 15 pin plus three inputs used to select presets and one more configurable output.  

**Logical functions**  
The function of some of the input and outputs may be set from the user interface.  

**Ground closure input signaling**  
TTL thresholds of 0.8 V low and 2.0 V high, 5 V max input, –0.5 V min input. Pull low to assert.  

Has internal 10 kΩ pull-up to +5 V on each input.  

**Ground closure input timing**  
Inputs must be asserted and stable for at least 60 ms to be recognized reliably. Inputs that are stable for 40 ms or less will not be recognized.  

**Ground closure output characteristics**  
Three open collector outputs  

Has internal 10 kΩ pull-up to +5 V.  

Max current allowed is 100 mA.  

On resistance is approximately 4 Ohms  

**Maximum output current**  
250 mA  

On resistance is approximately 4 Ohms  

**Output duration**  
Signal alarms asserted as long as the error condition exists. Timer based outputs asserted for the 1 second that the selected time counter matches the user defined time. |
| **USB** |  

**Type**  
Host  

**Speed**  
USB 1.0 and 2.0 full-speed (12 Mb/s) |
Power characteristics

AC power source
  Rating voltage 100 V to 240 V

**WARNING.** To reduce the risk of fire and shock, ensure the mains supply voltage fluctuations do not exceed 10% of the operating voltage range.

Frequency 50/60 Hz
Maxiumm power 130 VA

Actual power varies with type and number of modules installed. Base instrument without modules typically draws 20 watts.

Surge current, typical 20 A peak (25 °C) for ≤ 5 line cycles, after the instrument has been turned off for at least 30 seconds.

Inrush current, typical 10 A RMS half cycle at initial turn on as per EN55103-1:2009 Annex B.

Supply connection Detachable IEC cord set, locking versions available for some geographies.
Locking cords for: USA, Japan, UK, Europe, Switzerland, China, and Australia.

Dual supply hot swap The instrument can run with either or both supplies. Any plugging or un-plugging supplies or AC input to the supplies will not cause disruption in the system, as long as at least one supply is active. The supplies take 1-2 sec to power up after AC is applied.

Dual supply operation When two supplies are present, one will be used to power the instrument and the other will be in an unloaded backup mode.
Keeping the backup supply unloaded minimizes its aging and maximizes the life available if the primary supply fails.

Power supply life tracking Each supply maintains a usage history, which provides the ability to recommend replacement. Each supply tracks the time in use, the time in standby, and the Temperature Weighted Hours calculation that helps predict the end of life on the supply. The Temperature Weighted Hour calculation uses the temperature at each hour to predict the failure point on the supply.

Power supply life expectancy, typical 15 years (131,400 hours) at 25 °C outside air, 5 years at 50 °C outside air temperature.
The Temperature Weighed Hours calculation accounts for the aging acceleration at higher temperatures and normalizes it to hours at 25 °C.

Power supply load testing The backup supply will periodically be tested to insure it can support the instrument load should the primary supply fail. This load is approximately 55 watts and is applied for about 6 sec.
## Black and sine outputs

### Number of outputs

Three outputs, all can be black, or Black #3 can be configured as 10 MHz sine wave. Black #2 can be configured to blank during certain errors to trigger an ECO change-over.

### Formats

Each output is individually selectable between Bi-level NTSC with or without field ref, NTSC No setup with or without field pulse, PAL with or without field ref, or Tri-level. The base outputs can only generate tri-level at one clock rate, so all three can be any one of the two sets: Set 1: 1080i59.94, 720p59.94, 1080p23.98, 1080sf23.98. Set 2: 1080p29.97, 1080i60, 1080i50, 720p60, 720p50, 1080p24, 1080p30, 1080sf24, 1080p25. The three outputs can also generate 1 pps outputs.

### Standards supported


### Output impedance

75 Ohms

### Return loss, typical

40 dB from 300 kHz to 5 MHz, 25 dB to 30 MHz

### Amplitude in DC output mode

±1% on difference of 0 and 700 mV DC levels

### Amplitude

Standard level for selected format ±2%

### Offset

0 ±50 mV

### Offset in DC output mode

0 ±40 mV

### Bi-Level sync rise and fall time, typical

140 ns for NTSC, 250 ns for PAL

### Tri-Level sync rise and fall time, typical

50 ns

### SCH

±5 deg for NTSC and PAL

### Timing adjust composite

Each output individually adjustable over ± ½ the color frame with 0.5 deg of subcarrier resolution.

### Timing adjust HD rates

Each output individually adjustable over ±½ the frame with <20 ns resolution.

### Signal-to-Noise ratio, typical

>60 dB RMS noise relative to 700 mV. DC to 20 MHz.

### Sine output amplitude

1.5 V<sub>p-p</sub> ±10%

### 1 pulse per second (pps), typical

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Amplitude</td>
<td>1 V into 75 ohms.</td>
</tr>
<tr>
<td>Duration</td>
<td>10 ms</td>
</tr>
<tr>
<td>Timing</td>
<td>Rising edge aligned within 100 ns of start of second reference source.</td>
</tr>
<tr>
<td></td>
<td>GPS antenna cable length compensation must be applied.</td>
</tr>
</tbody>
</table>
### LTC outputs

<table>
<thead>
<tr>
<th>Specification</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Formats</strong></td>
<td>23.98, 24, 25, 30, 30 drop as per SMPTE 12M</td>
</tr>
<tr>
<td><strong>Output level accuracy</strong></td>
<td>5 V ±10% at max level. Differential into 600 Ω</td>
</tr>
<tr>
<td><strong>Output level range</strong></td>
<td>Adjustable from 0.5 to 5 V into 600 Ω</td>
</tr>
<tr>
<td><strong>Output level adjust resolution</strong>, typical</td>
<td>0.5 V steps</td>
</tr>
<tr>
<td><strong>Output rise and fall time</strong>, typical</td>
<td>40 μs</td>
</tr>
<tr>
<td><strong>Output impedance</strong></td>
<td>30 Ω for each output</td>
</tr>
<tr>
<td><strong>Output load</strong></td>
<td>600 nominal, 150 min</td>
</tr>
<tr>
<td><strong>Timing adjust range</strong></td>
<td>±1 half a frame for selected format</td>
</tr>
<tr>
<td><strong>Timing adjust resolution</strong></td>
<td>10 μs steps</td>
</tr>
<tr>
<td><strong>Timecode offset range</strong></td>
<td>24 hours</td>
</tr>
<tr>
<td><strong>Timecode offset resolution</strong></td>
<td>1 frame</td>
</tr>
</tbody>
</table>
## Genlock VITC and LTC input

**Genlock**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input type</td>
<td>Two 75 Ω BNC connectors; passive loop through</td>
</tr>
<tr>
<td>Input formats</td>
<td>Bi-Level NTSC, NTSC with SMPTE318 10 field flag, PAL; Tri-level HD 1080i59.94, 1080i50, 720p59.94, 720p60, 1080p23.98, 1080p24, 1080p29.97, 1080p30, 1080p25; CW 10 MHz</td>
</tr>
<tr>
<td>Input video signal level range, typical</td>
<td>-8 to +6 dB with nominal operation</td>
</tr>
<tr>
<td>Input CW signal level range, typical</td>
<td>0.5 to 2 V_{pp} signal</td>
</tr>
<tr>
<td>Input DC tolerance</td>
<td>+5 V max or damage may occur</td>
</tr>
<tr>
<td>Hum tolerance</td>
<td>-3 dB of 50 or 60 Hz hum</td>
</tr>
<tr>
<td>White noise tolerance</td>
<td>-33 dB Min SNR of 5 MHz BW noise</td>
</tr>
<tr>
<td>SCH tolerance</td>
<td>+40 deg</td>
</tr>
<tr>
<td>Return loss, typical</td>
<td>≥ 30 dB from 300 kHz to 10 MHz</td>
</tr>
<tr>
<td>Jitter in NTSC and PAL burst lock, typical</td>
<td>&lt;0.5° with ±3 dB amplitude change and &gt;40 dB S/N ratio</td>
</tr>
<tr>
<td>Jitter in tri-level sync lock, typical</td>
<td>&lt;1 ns with ±3 dB amplitude change and &gt;40 dB S/N ratio</td>
</tr>
<tr>
<td>Jitter in CW lock, typical</td>
<td>&lt;1 ns with 1 V_{pp} ±3 dB amplitude change and &gt;40 dB S/N ratio</td>
</tr>
</tbody>
</table>

**LTC**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input</td>
<td>LTC1 output can be configured as an input</td>
</tr>
<tr>
<td>Input – formats supported</td>
<td>23.98, 24, 25, 29.97 drop frame, and 30 Hz</td>
</tr>
<tr>
<td>Input – timing to video</td>
<td>To correctly associate the LTC with a given video frame, the LTC start bit should be from 32 μs before to 160 μs after the start of the first broad pulse in vertical blanking of a compatible frame rate being used as the genlock input. This is as specified in SMPTE12M. Will accept input timing anywhere in the frame, however near the middle of the video frame the timing may be interpreted as related to the previous or next video frame. A status screen indicates the detected timing in ms.</td>
</tr>
<tr>
<td>Input – signal voltage range</td>
<td>0.5 to 10 V_{pp} differential, 1 V to 5 V_{pp} single ended</td>
</tr>
<tr>
<td>Input – noise tolerance</td>
<td>-30 dB SNR RMS white noise with 10 kHz BW to the p-p signal level, or -10 dB SNR for 5 MHz white noise</td>
</tr>
<tr>
<td>Input – hum tolerance</td>
<td>0 dB hum to signal ratio</td>
</tr>
<tr>
<td>Input – error immunity</td>
<td>100 consecutive frames with consistent time code must be detected for time to be considered valid</td>
</tr>
<tr>
<td>Input impedance, typical</td>
<td>Nominal 600 Ω differential, 300 Ω single-ended</td>
</tr>
</tbody>
</table>

**VITC**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>Video formats supported</td>
<td>+VITS can be decoded from NTSC and PAL as per SMPTE 12M-1 2008</td>
</tr>
<tr>
<td>Lines on which VITC is detected</td>
<td>+VITC is detected on lines 6 to 22 for all formats (ERI) 12M specified range for NTSC is lines 10 to 20</td>
</tr>
</tbody>
</table>
Timing in line
VITC conforming to the standard timing will be detected. VITC slightly outside the normal timing range may also be detected, but it must not run into burst or sync.

Allowed video SNR
VITC will be correctly decoded for signals with more than 30 dB SNR.

---

Word clock output specifications

<table>
<thead>
<tr>
<th>Connector</th>
<th>BNC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output</td>
<td>48 kHz clock</td>
</tr>
<tr>
<td>Output level range and coupling</td>
<td>Selectable as 1 V AC coupled or 2.5 V DC coupled into 75 Ω. Unterminated, this gives 2 V or a 5 V swing</td>
</tr>
<tr>
<td>Output rise and fall time, typical</td>
<td>33 ns</td>
</tr>
<tr>
<td>Output impedance</td>
<td>75 Ω</td>
</tr>
<tr>
<td>Association to video</td>
<td>May be configured to be phased up with any of the three internal frame pulses</td>
</tr>
<tr>
<td>Alignment to video, typical</td>
<td>At default timing, a positive going Word Clock transition will align to the appropriate event in the selected video signal within ±1.0 μs</td>
</tr>
</tbody>
</table>
## Environmental characteristics

<table>
<thead>
<tr>
<th></th>
<th>Operating</th>
<th>Nonoperating</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Temperature</strong></td>
<td>0 °C to +50 °C, with 15 °C/hour maximum gradient, noncondensing, derated 1 °C per 300 m above 1,500 m altitude.</td>
<td>-20 °C to +60 °C, with 15 °C/hour maximum gradient, without disk media installed in disk drives.</td>
</tr>
<tr>
<td><strong>Relative humidity</strong></td>
<td>20% to 80% at up to +30 °C, maximum wet-bulb temperature of +29 °C (derates relative humidity to 20% relative humidity at +50 °C)</td>
<td>5% to 90% (relative humidity) at up to +40 °C, maximum wet-bulb temperature of 40.0 °C (derates relative humidity to 30% relative humidity at +60 °C)</td>
</tr>
<tr>
<td><strong>Altitude</strong></td>
<td>To 3.0 km (10,000 feet)</td>
<td>To 15 km (50,000 feet)</td>
</tr>
<tr>
<td><strong>Vibration</strong></td>
<td>0.27 GRMS, 5 Hz to 500 Hz, 10 min per axis, three axes</td>
<td>2.28 GRMS, 5 Hz to 500 Hz, 10 min per axis, three axes</td>
</tr>
<tr>
<td><strong>Shock operating</strong></td>
<td>Half-sine mechanical shocks, 30 g peak amplitude, 11 ms duration, 3 drops in each direction of each axis (18 total)</td>
<td></td>
</tr>
<tr>
<td><strong>Clearance</strong></td>
<td>Side 5 cm</td>
<td>Rear 5 cm</td>
</tr>
</tbody>
</table>

Base unit specifications
# Mechanical characteristics

## Dimensions

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Height</td>
<td>44 mm (1.7 in)</td>
</tr>
<tr>
<td>Width</td>
<td>483 mm (19 in)</td>
</tr>
<tr>
<td>Depth</td>
<td>567 mm (22.3 in)</td>
</tr>
</tbody>
</table>

## Weight

### Weight, net

Approximately 6 kg (base unit only, without rack rail)

### Shipping weight

Typical packaged weight of product: 10.635 kg.

## Package dimensions

23 in. W x 30 in. L x 10.5 in. H

---

1 Weight of the SPG8000 base unit varies depending on the number and type of modules installed.
Figure 1: SPG8000 dimensions
## Option BG specifications

The following tables list the electrical characteristics and the environmental characteristics of the BG Option.

### Black and composite outputs

<table>
<thead>
<tr>
<th>Connector</th>
<th>BNC</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Number of black outputs</strong></td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>BLACK4 and BLACK5</td>
</tr>
<tr>
<td><strong>Formats on black outputs</strong></td>
<td>Each output is individually selectable between Bi-level NTSC with or without field ref, NTSC No setup with or without field pulse, PAL with or without field ref, or Tri-level. The BG option outputs can only generate tri-level at one clock rate, so both can be any one of the two sets: Set 1: 1080i59.94, 720p59.94, 1080p23.98, 1080sf23.98, 1080p29.97. Set 2: 1080i60, 1080i50, 720p60, 720p50, 1080p24, 1080p30, 1080sf24, 1080p25</td>
</tr>
<tr>
<td><strong>Number of composite outputs</strong></td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>CPST 1 and CPST 2</td>
</tr>
<tr>
<td><strong>Composite formats</strong></td>
<td>NTSC, NTSC No setup, PAL</td>
</tr>
<tr>
<td><strong>Output impedance</strong></td>
<td>75 Ω</td>
</tr>
<tr>
<td><strong>Return loss, typical</strong></td>
<td>≥ 30 dB</td>
</tr>
<tr>
<td></td>
<td>To 30 MHz</td>
</tr>
<tr>
<td><strong>Sync amplitude accuracy</strong></td>
<td></td>
</tr>
<tr>
<td></td>
<td>NTSC 287 mV ± 2%</td>
</tr>
<tr>
<td></td>
<td>PAL 300 mV ± 2%</td>
</tr>
<tr>
<td></td>
<td>Tri-Level 300 mV ± 2%</td>
</tr>
<tr>
<td><strong>Composite outputs luminance amplitude</strong></td>
<td></td>
</tr>
<tr>
<td></td>
<td>NTSC 714 mV ± 1%</td>
</tr>
<tr>
<td></td>
<td>PAL 700 mV ± 1%</td>
</tr>
<tr>
<td></td>
<td>Tri-Level 700 mV ± 1%</td>
</tr>
<tr>
<td><strong>Sync and composite amplitude in DC output mode</strong></td>
<td>±1% on the difference between the 0 and 700 mv DC levels</td>
</tr>
<tr>
<td><strong>Chroma luma gain match</strong></td>
<td>2% on Composite test outputs</td>
</tr>
<tr>
<td><strong>Blanking level</strong></td>
<td>&lt;± 50 mV</td>
</tr>
<tr>
<td>Black and composite outputs (cont.)</td>
<td></td>
</tr>
<tr>
<td>-----------------------------------</td>
<td></td>
</tr>
<tr>
<td><strong>Blanking level in DC output mode</strong></td>
<td>± 10 mV</td>
</tr>
<tr>
<td><strong>Bi-Level sync rise and fall time for black and composite outputs, typical</strong></td>
<td></td>
</tr>
<tr>
<td>NTSC</td>
<td>140 ns</td>
</tr>
<tr>
<td>PAL</td>
<td>250 ns</td>
</tr>
<tr>
<td><strong>Tri-Level sync rise and fall time for black outputs, typical</strong></td>
<td>50 ns</td>
</tr>
<tr>
<td><strong>SCH phase accuracy</strong></td>
<td>0° ± 5°</td>
</tr>
<tr>
<td><strong>Timing offset</strong></td>
<td></td>
</tr>
<tr>
<td>Range</td>
<td>One full color frame</td>
</tr>
<tr>
<td>Resolution</td>
<td></td>
</tr>
<tr>
<td>Bi-Level</td>
<td>≈18.5 ns</td>
</tr>
<tr>
<td>Tri-Level</td>
<td>≈13.5 ns</td>
</tr>
</tbody>
</table>
The following tables list the electrical and environmental characteristics of the AG Option.

## AES-EBU serial digital audio outputs and silence outputs

<table>
<thead>
<tr>
<th>Description</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Connector</strong></td>
<td>4 for Unbalanced AES, BNC</td>
</tr>
<tr>
<td></td>
<td>1 for DARS, BNC</td>
</tr>
<tr>
<td><strong>Number of channels</strong></td>
<td>8 for AES</td>
</tr>
<tr>
<td></td>
<td>2 for DARS</td>
</tr>
<tr>
<td><strong>Audio tone</strong></td>
<td>The AES channels may be independently set to any of these 30 discrete settings: 50, 100, 150, 200, 250, 300, 400, 500, 600, 750, 800, 1 k, 1.2 k, 1.5 k, 1.6 k, 2 k, 2.4 k, 3 k, 3.2 k, 4 k, 4.8 k, 5 k, 6 k, 8 k, 9.6 k, 10 k, 12 k, 15 k, 16 k, 20 kHz</td>
</tr>
<tr>
<td><strong>Frequency</strong></td>
<td>0 to –60 dBFS in 1 dB steps</td>
</tr>
<tr>
<td><strong>Level</strong></td>
<td></td>
</tr>
<tr>
<td><strong>Pre-emphasis</strong></td>
<td>None</td>
</tr>
<tr>
<td><strong>Output level</strong></td>
<td>1 V ± 0.1 V into 75 Ω</td>
</tr>
<tr>
<td></td>
<td>Measured across 75 Ω</td>
</tr>
<tr>
<td><strong>Output offset</strong></td>
<td>&lt; 50 mV into 75 Ω</td>
</tr>
<tr>
<td><strong>Required receiver termination</strong></td>
<td>75 Ω ± 10%</td>
</tr>
<tr>
<td><strong>Jitter</strong></td>
<td>&lt;20 ns</td>
</tr>
<tr>
<td><strong>Rise and fall times</strong></td>
<td>37 ps ±7 ps, 10 to 90%</td>
</tr>
<tr>
<td></td>
<td>Measured from the 10% to 90% points</td>
</tr>
<tr>
<td><strong>Timing range</strong></td>
<td>±160 ms relative to the selected video frame</td>
</tr>
<tr>
<td><strong>Timing resolution</strong></td>
<td>1 μs</td>
</tr>
</tbody>
</table>
Option SDI specifications

The following tables list the electrical, mechanical, and environmental characteristics of the SDI Dual Channel SD/HD/3G SDI Video Generator option.

Option SDI serial video outputs

<table>
<thead>
<tr>
<th>Video channels</th>
<th>2</th>
</tr>
</thead>
<tbody>
<tr>
<td>The two channels may be independently set for bit rate, format, color space, and others.</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Video outputs</th>
<th>4, 2 per channel</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>The following tables list the supported formats and sample structures:</td>
<td></td>
</tr>
<tr>
<td>(See Table 2: SDI7 SD-525 (720 x 486) on page 18.)</td>
<td></td>
</tr>
<tr>
<td>(See Table 3: SDI7 SD-625 (720 x 576) on page 18.)</td>
<td></td>
</tr>
<tr>
<td>(See Table 4: SDI7 HD-SDI (1920 x 1080) on page 18.)</td>
<td></td>
</tr>
<tr>
<td>(See Table 5: SDI7 HD-SDI (1280 x 720) on page 18.)</td>
<td></td>
</tr>
<tr>
<td>(See Table 6: SDI7 3G level A (1920 x 1080) (option 3G only) on page 18.)</td>
<td></td>
</tr>
<tr>
<td>(See Table 7: SDI7 3G level A (1280 x 720) (option 3G only) on page 19.)</td>
<td></td>
</tr>
<tr>
<td>(See Table 8: SDI7 3G level A (2K x 1080) (option 3G only) on page 19.)</td>
<td></td>
</tr>
<tr>
<td>(See Table 9: SDI7 3G level B (1920 x 1080) (option 3G only) on page 19.)</td>
<td></td>
</tr>
<tr>
<td>(See Table 10: SDI7 3G level B (2K x 1080) (option 3G only) on page 19.)</td>
<td></td>
</tr>
<tr>
<td>(See Table 11: SDI7 3G level B (2xHD 1920 x 1080) (option 3G only) on page 19.)</td>
<td></td>
</tr>
<tr>
<td>(See Table 12: SDI7 3G level B (2xHD 1280 x 720) (option 3G only) on page 19.)</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Output</th>
<th>Type</th>
<th>75 Ω BNC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Level</td>
<td>800 mVp-p ±3% on level after ringing has settled 18 to 28 °C range</td>
<td></td>
</tr>
<tr>
<td>Measure on 20 Bit square wave in calibration mode</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Level variation with temperature, typical</td>
<td>±1% typical for 0 to 50 °C.</td>
<td></td>
</tr>
</tbody>
</table>
### Rise and fall times

<table>
<thead>
<tr>
<th>Mode</th>
<th>Rise and fall times</th>
</tr>
</thead>
</table>
| **HD and 3Gb** | 135 ps max. (20% to 80%) measured between runs of at least 3 bits times of constant level.  
|            | 70 ps typical                                                                        |
| **SD**     | 400 ps min and 1000 ps max (20% to 80%) measured between runs of at least 3 bits times of constant level.  
|            | 700 ps typical                                                                        |

### 3Gb

<table>
<thead>
<tr>
<th>Jitter Type</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Alignment jitter, typical</strong></td>
<td>40 ps p-p, 0.12 UI</td>
</tr>
<tr>
<td><strong>Timing jitter, typical</strong></td>
<td>80 ps p-p, 0.24 UI</td>
</tr>
</tbody>
</table>

### HD

<table>
<thead>
<tr>
<th>Jitter Type</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Alignment jitter, typical</strong></td>
<td>40 ps p-p, 0.06 UI</td>
</tr>
<tr>
<td><strong>Timing jitter, typical</strong></td>
<td>80 ps p-p, 0.12 UI</td>
</tr>
</tbody>
</table>

### SD

<table>
<thead>
<tr>
<th>Jitter Type</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Alignment jitter, typical</strong></td>
<td>200 ps p-p, 0.054 UI</td>
</tr>
<tr>
<td><strong>Timing jitter, typical</strong></td>
<td>200 ps p-p, 0.054 UI</td>
</tr>
</tbody>
</table>

### Return loss, typical

<table>
<thead>
<tr>
<th>Range</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>≥20 dB, 5 MHz to 2.0 GHz</td>
<td></td>
</tr>
<tr>
<td>≥12 dB, 2.0 GHz to 3 GHz</td>
<td></td>
</tr>
</tbody>
</table>

### Overshoot, typical

<table>
<thead>
<tr>
<th>Maximum</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>≤1%</td>
<td></td>
</tr>
</tbody>
</table>

### DC shift during HD and 3Gb mode

<table>
<thead>
<tr>
<th>Range</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>≤ 25 mV</td>
<td></td>
</tr>
</tbody>
</table>

Amount of shift depends on video format. Many 3Gb formats will be less than 1/2 of this.

### Signal timing

<table>
<thead>
<tr>
<th>Mode</th>
<th>Signal timing</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>3Gb, HD, and SD when in Zero H based digital timing mode, typical</strong></td>
<td>Signals are nominally timed, so that the timing reference point on the serial output is aligned within 0.5 μs of the reference edge of an analog reference signal at the same frame rate. Vertically, the first lines with the broad pulses are aligned. Timing adjust of lines is in terms of the raster image, so for Level B signals, this corresponds to 1/2 of the time for the multiplexed combination of two lines.</td>
</tr>
<tr>
<td><strong>HD and SD when in Legacy D to A Analog timing mode, typical</strong></td>
<td>Signals are nominally timed, so that after the SDI signal is passed through a D to A conversion, the sync of the resulting analog signal is aligned within 0.5 μs of the reference edge of an analog reference signal at the same frame rate. Vertically, the first lines with the broad pulses are aligned.</td>
</tr>
</tbody>
</table>
## SDI video signal content

**Accuracy of synthesizer generated test signals, typical**

2.0%

**Signal rise and fall time, typical**

| 3Gb 1080p 50, 59.95 and 60 signals with 148.5 MHz Luma pixel rate | Y, R, G, B = 16.6 ns |
| 3Gb and HD signal with 74.25 MHz and 74.176 MHz luma pixel rate | Cb/Cr = 33.3 ns except for RP219 which has Y, R, G, B, Cb, Cr = 27.5 ns |
| **SD** | Y, R, G, B = 33.3 ns |
|  | Cb/Cr = 66.6 ns except for RP219 which has Y, R, G, B, Cb, Cr = 55 ns |
|  | Y = 200 ns |
|  | Cb/Cr = 400 ns except for RP219 which has Y, Cb, Cr = 300 ns |

**2T pulse HAD**

For 148 MHz Luma pixel rate signals, HAD = 16.66 ns.
For 74 MHz Luma pixels rate signals, HAD = 33.33 ns.
For SD signals at 13.5 MHz Luma pixel rate, HAD is 200 ns (2T5).

## SDI embedded audio and ancillary data

**Generator embedded audio**

Embedded Audio may be inserted in the ancillary data space of the SD, HD, and 3Gb video outputs.

### Number of audio channels

- **SD, HD and Level A 3Gb**: 16 channels in 4 groups in each link; 8 AES/EBU audio pairs.
- **Level B 3Gb**: 32 channels in 4 groups in each link; 16 AES/EBU audio pairs.

### Audio

- **Tones**: 10 Hz to 20 kHz in half Hz steps.
- **Levels**: -60 to 0 dBFS in 1 dB steps.

### Timecode

ATC-LTC and ATC-VITC can be inserted in the signal as a user-defined time or, if Option GPS is present, the timecode can be the time of day of the GPS or GLONASS signal.

### Arbitrary ANC insertion

Arbitrary Type 2 ANC data packet with user selectable DID (8 bits, 01h-7Fh), SDID (8 bits, 01h-FFh), Data Count (DC) (numeric, 0-255 words), User Data Words (UDW) (hex, 0-3FF per word). Number of editable words in string indicated by DC value. User specifiable location (for example, HANC/VANC, line number) for this packet.

**Generator ancillary data**

SMPTE 352 Embedded Ancillary Data is placed on the video outputs as per SMPTE 425M.
### Table 2: SDI7 SD-525 (720 x 486)

<table>
<thead>
<tr>
<th>Structure</th>
<th>59.94i</th>
<th>50i</th>
<th>60i</th>
<th>23.98p</th>
<th>24p</th>
<th>25p</th>
<th>29.97p</th>
<th>30p</th>
<th>50p</th>
<th>59.94p</th>
<th>60p</th>
<th>23.98psf</th>
<th>24psf</th>
<th>25psf</th>
<th>29.97psf</th>
<th>30psf</th>
</tr>
</thead>
<tbody>
<tr>
<td>YCbCr</td>
<td>4:2:2</td>
<td>10b</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Table 3: SDI7 SD-625 (720 x 576)

<table>
<thead>
<tr>
<th>Structure</th>
<th>59.94i</th>
<th>50i</th>
<th>60i</th>
<th>23.98p</th>
<th>24p</th>
<th>25p</th>
<th>29.97p</th>
<th>30p</th>
<th>50p</th>
<th>59.94p</th>
<th>60p</th>
<th>23.98psf</th>
<th>24psf</th>
<th>25psf</th>
<th>29.97psf</th>
<th>30psf</th>
</tr>
</thead>
<tbody>
<tr>
<td>YCbCr</td>
<td>4:2:2</td>
<td>10b</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td>X</td>
<td></td>
</tr>
</tbody>
</table>

### Table 4: SDI7 HD-SDI (1920 x 1080)

<table>
<thead>
<tr>
<th>Structure</th>
<th>59.94i</th>
<th>50i</th>
<th>60i</th>
<th>23.98p</th>
<th>24p</th>
<th>25p</th>
<th>29.97p</th>
<th>30p</th>
<th>50p</th>
<th>59.94p</th>
<th>60p</th>
<th>23.98psf</th>
<th>24psf</th>
<th>25psf</th>
<th>29.97psf</th>
<th>30psf</th>
</tr>
</thead>
<tbody>
<tr>
<td>YCbCr</td>
<td>4:2:2</td>
<td>10b</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>x</td>
<td>X</td>
<td>x</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td>X</td>
<td></td>
</tr>
</tbody>
</table>

### Table 5: SDI7 HD-SDI (1280 x 720)

<table>
<thead>
<tr>
<th>Structure</th>
<th>59.94i</th>
<th>50i</th>
<th>60i</th>
<th>23.98p</th>
<th>24p</th>
<th>25p</th>
<th>29.97p</th>
<th>30p</th>
<th>50p</th>
<th>59.94p</th>
<th>60p</th>
<th>23.98psf</th>
<th>24psf</th>
<th>25psf</th>
<th>29.97psf</th>
<th>30psf</th>
</tr>
</thead>
<tbody>
<tr>
<td>YCbCr</td>
<td>4:2:2</td>
<td>10b</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td>X</td>
<td></td>
</tr>
</tbody>
</table>

### Table 6: SDI7 3G level A (1920 x 1080) (option 3G only)

<table>
<thead>
<tr>
<th>Structure</th>
<th>59.94i</th>
<th>50i</th>
<th>60i</th>
<th>23.98p</th>
<th>24p</th>
<th>25p</th>
<th>29.97p</th>
<th>30p</th>
<th>50p</th>
<th>59.94p</th>
<th>60p</th>
<th>23.98psf</th>
<th>24psf</th>
<th>25psf</th>
<th>29.97psf</th>
<th>30psf</th>
</tr>
</thead>
<tbody>
<tr>
<td>YCbCr</td>
<td>4:4:4</td>
<td>12b</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>YCbCr+4A</td>
<td>10b</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>YCbCr</td>
<td>4:2:2</td>
<td>10b</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>GBR</td>
<td>4:4:4</td>
<td>12b</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>GBR+4A</td>
<td>10b</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td>X</td>
<td></td>
</tr>
</tbody>
</table>
Table 7: SDI7 3G level A (1280 x 720) (option 3G only)

<table>
<thead>
<tr>
<th>Structure</th>
<th>59.94i</th>
<th>50i</th>
<th>60i</th>
<th>23.98p</th>
<th>24p</th>
<th>25p</th>
<th>29.97p</th>
<th>30p</th>
<th>59.94p</th>
<th>60p</th>
<th>23.98psf</th>
<th>24psf</th>
<th>25psf</th>
<th>29.97psf</th>
<th>30psf</th>
</tr>
</thead>
<tbody>
<tr>
<td>YCbCr</td>
<td>4:4:4</td>
<td>10b</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>YCbCr+A</td>
<td>4:4:4</td>
<td>10b</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>GBR</td>
<td>4:4:4</td>
<td>10b</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>GBR+A</td>
<td>4:4:4</td>
<td>10b</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 8: SDI7 3G level A (2K x 1080) (option 3G only)

<table>
<thead>
<tr>
<th>Structure</th>
<th>59.94i</th>
<th>50i</th>
<th>60i</th>
<th>23.98p</th>
<th>24p</th>
<th>25p</th>
<th>29.97p</th>
<th>30p</th>
<th>59.94p</th>
<th>60p</th>
<th>23.98psf</th>
<th>24psf</th>
<th>25psf</th>
<th>29.97psf</th>
<th>30psf</th>
</tr>
</thead>
<tbody>
<tr>
<td>XYZ</td>
<td>4:4:4</td>
<td>12b</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>GBR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 9: SDI7 3G level B (1920 x 1080) (option 3G only)

<table>
<thead>
<tr>
<th>Structure</th>
<th>59.94i</th>
<th>50i</th>
<th>60i</th>
<th>23.98p</th>
<th>24p</th>
<th>25p</th>
<th>29.97p</th>
<th>30p</th>
<th>59.94p</th>
<th>60p</th>
<th>23.98psf</th>
<th>24psf</th>
<th>25psf</th>
<th>29.97psf</th>
<th>30psf</th>
</tr>
</thead>
<tbody>
<tr>
<td>YCbCr</td>
<td>4:4:4</td>
<td>12b</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>YCbCr+A</td>
<td>4:2:2</td>
<td>10b</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>GBR</td>
<td>4:4:4</td>
<td>12b</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>GBR+A</td>
<td>10b</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 10: SDI7 3G level B (2K x 1080) (option 3G only)

<table>
<thead>
<tr>
<th>Structure</th>
<th>59.94i</th>
<th>50i</th>
<th>60i</th>
<th>23.98p</th>
<th>24p</th>
<th>25p</th>
<th>29.97p</th>
<th>30p</th>
<th>59.94p</th>
<th>60p</th>
<th>23.98psf</th>
<th>24psf</th>
<th>25psf</th>
<th>29.97psf</th>
<th>30psf</th>
</tr>
</thead>
<tbody>
<tr>
<td>XYZ</td>
<td>4:4:4</td>
<td>12b</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>GBR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 11: SDI7 3G level B (2xHD 1920 x 1080) (option 3G only)

<table>
<thead>
<tr>
<th>Structure</th>
<th>59.94i</th>
<th>50i</th>
<th>60i</th>
<th>23.98p</th>
<th>24p</th>
<th>25p</th>
<th>29.97p</th>
<th>30p</th>
<th>59.94p</th>
<th>60p</th>
<th>23.98psf</th>
<th>24psf</th>
<th>25psf</th>
<th>29.97psf</th>
<th>30psf</th>
</tr>
</thead>
<tbody>
<tr>
<td>YCbCr</td>
<td>4:4:4</td>
<td>10b</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>YCbCr + A</td>
<td>4:2:2</td>
<td>10b</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 12: SDI7 3G level B (2xHD 1280 x 720) (option 3G only)

<table>
<thead>
<tr>
<th>Structure</th>
<th>59.94i</th>
<th>50i</th>
<th>60i</th>
<th>23.98p</th>
<th>24p</th>
<th>25p</th>
<th>29.97p</th>
<th>30p</th>
<th>59.94p</th>
<th>60p</th>
<th>23.98psf</th>
<th>24psf</th>
<th>25psf</th>
<th>29.97psf</th>
<th>30psf</th>
</tr>
</thead>
</table>
Option GPS specifications

The following tables list the electrical and environmental characteristics of the GPS Synchronization and Timecode option.

GPS or GLONASS antenna input

<table>
<thead>
<tr>
<th>Input type</th>
<th>50 Ω BNC; internally terminated</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input signal level minimum, typical</td>
<td>&gt; 18 dB above ambient level</td>
</tr>
<tr>
<td></td>
<td>Nominal gain of antenna minus cable loss, so a 35 dB antenna can have 17 dB cable loss at 1.575 GHz.</td>
</tr>
<tr>
<td>Return loss, typical</td>
<td>8 dB at 1575 MHz</td>
</tr>
<tr>
<td></td>
<td>Input has a narrow RF filter so it reflects most energy not near the GPS or GLONASS signal frequency.</td>
</tr>
<tr>
<td>DC antenna power output voltage,</td>
<td>3.3 or 5 V at nominal load</td>
</tr>
<tr>
<td>typical</td>
<td>Sourced on Antenna input. May be enabled or disable. Approximately 12 Ω internal resistance so open circuit voltage is greater. Open circuit voltage is typically 3.8 V and 5.4 V.</td>
</tr>
<tr>
<td>DC antenna power output current,</td>
<td>55 mA.</td>
</tr>
<tr>
<td>typical</td>
<td></td>
</tr>
<tr>
<td>Antenna fault thresholds, typical</td>
<td>“OPEN” if &lt;10 mA, “SHORT” if &gt;100 mA. Else “Nominal”</td>
</tr>
<tr>
<td></td>
<td>Antenna power state is displayed on UI in GPS status screen. Rear LED shows green flashing if open, green steady if nominal, red if shorted, and off if the power is not enabled.</td>
</tr>
</tbody>
</table>
## GPS timebase

### Reference modes

User may select Internal or External lock to GPS, PTP or Video Reference.

- **Internal** sets the frequency to nominal.
- **GPS Signal** sets the timebase relative to the GPS or GLONASS input and aligns the frames to extrapolate back to the SMPTE Epoch.
- Video genlock sets timebase relative to incoming timebase.

### Operation when loses lock

User may select Internal or holdover called “Stay Current Frequency”. “Internal” reverts to the nominal frequency as calibrated. “Stay Current Frequency” holds the last valid frequency from before the input was lost.

### Location modes (GPS mode only)

User may select “Fixed” or “Mobile”.

- **Fixed** stores a well-averaged position and then uses that until set to reacquire. **Mobile** recalculates the position continuously and thus has a higher timebase variation.

### Stability when locked to GPS or GLONASS, typical

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Allan Deviation</td>
<td>$&lt; 1 \times 10^{-11}$, measurement interval of 1, 10, or 100 sec in fixed position mode.</td>
</tr>
<tr>
<td>Note</td>
<td>Note that this is for fixed mode and is a function of base unit oscillator, satellite signal quality from antenna, and GPS functionality. For mobile mode, the Allan deviation is about $2E^{-10}$.</td>
</tr>
</tbody>
</table>

### Accuracy when locked to GPS or GLONASS

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Accuracy</td>
<td>±1 part in $10^9$ averaged over 30 sec. After 20 min warm up and in fixed mode.</td>
</tr>
<tr>
<td>Long term stability</td>
<td>Set by the GPS, but short term by the base unit.</td>
</tr>
</tbody>
</table>

### Accuracy in holdover mode, typical

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Accuracy</td>
<td>±2 parts in $10^9$ from recent valid lock frequency, Temp change of ±5 °C. ±10 parts in $10^9$ for 0 to 50 °C.</td>
</tr>
<tr>
<td>Translates to 10 ns of drift per 1 sec that is in holdover mode.</td>
<td>This is a function of the base unit oscillator.</td>
</tr>
</tbody>
</table>

### Clean recovery holdover drift (GPS mode only)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Maximum amount of timebase drift that can be corrected without disruption to video timing.</td>
<td>±20 ms</td>
</tr>
</tbody>
</table>

### Clean recovery holdover duration, typical (GPS mode only)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Length of time that can be in stay current holdover mode and recover without disruption to syncs.</td>
<td>35 days, must be in stable temperature environment and have warmed up for 20 minutes before holdover.</td>
</tr>
<tr>
<td>Dependant on environment and base unit oven oscillator stability. Translates to 2 ns of drift per sec in holdover mode.</td>
<td></td>
</tr>
</tbody>
</table>

### Timing behavior when locked (GPS mode only)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Displays “Locked” if within 150 ns of absolute time as detected by GPS or GLONASS signal.</td>
<td></td>
</tr>
</tbody>
</table>

### Frame timing accuracy in fixed position mode, typical (GPS mode only)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Outputs of any two units are typically timed within 150 ns if both have good signal quality and the same cable delay from antenna to instrument.</td>
<td></td>
</tr>
<tr>
<td>Frames Based on selected Epoch.</td>
<td></td>
</tr>
</tbody>
</table>

---

1 Instruments with earlier Option GPS modules can receive only GPS signals. Instruments with later Option GPS modules can receive both GPS and GLONASS signals. (See page 76, How to determine which GPS receiver is installed in your instrument.)
### Frame behavior on relock, typical (GPS mode only)

Selectable between Jam Phase, Fast Slew and Stay Legal.

- In Stay Legal mode, will stay in spec as slew with respect to frequency offset and drift rate spec. If in fast slew or stay legal mode, frames will slew back to the correct alignment via timebase offset without jumping.
- Recovery from drift may take a long time if configured for stay legal recovery (approximately 300 sec per line of drift at NTSC or PAL rates).

### Timebase offset during relock, typical (GPS mode only)

- For stay legal mode, limited to less than ±0.2 ppm frequency offset, and limited to change less than 0.02 ppm/sec.
- Fast Slew has limits of ±5 ppm offset and 0.5 ppm/sec.

### Time to acquire satellites and achieve specified stability, typical

- 2 Minutes on boot up with warm oven, good satellite signal, and known position.
- Frames may jump on initial lock to establish correct relative positions.

### Definition of lock status figure of merit (GPS mode only)

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>No signal</td>
</tr>
<tr>
<td>1</td>
<td>Low signal</td>
</tr>
<tr>
<td>2</td>
<td>Acquire Satellites</td>
</tr>
<tr>
<td>3</td>
<td>Bad Position</td>
</tr>
<tr>
<td>4</td>
<td>Acquire Position</td>
</tr>
<tr>
<td>5</td>
<td>Adjust Phase</td>
</tr>
<tr>
<td>6</td>
<td>Locked &gt; Signal Quality ≤16</td>
</tr>
<tr>
<td>7</td>
<td>Locked &gt;&gt; Signal Quality &gt; 16</td>
</tr>
<tr>
<td>8</td>
<td>Locked &gt;&gt;&gt; Signal Quality &gt; 26</td>
</tr>
<tr>
<td>9</td>
<td>Locked &gt;&gt;&gt;&gt; Signal Quality &gt; 42</td>
</tr>
<tr>
<td>10</td>
<td>Locked &gt;&gt;&gt;&gt;&gt; Signal Quality &gt;68</td>
</tr>
<tr>
<td>11</td>
<td>Locked &gt;&gt;&gt;&gt;&gt;&gt; Signal Quality &gt;110</td>
</tr>
</tbody>
</table>

Note that the receiver may take a few minutes to detect and display the signal.
Option PTP specifications

The following table lists the performance characteristics of Option PTP (Precision Time Protocol).

<table>
<thead>
<tr>
<th>Operating modes</th>
<th>In Internal, GPS lock, or Genlocked modes, may select one or two PTP masters. If locked to PTP then one PTP master can be enabled. Only one PTP function may be active on a given domain.</th>
</tr>
</thead>
<tbody>
<tr>
<td>PTP Ethernet connection 1</td>
<td>RJ45 8P8C connector supporting 10/100/1000 Base T. Has LEDs to indicate activity (Green) and rate (Orange if 1 G, yellow if 100 M).</td>
</tr>
<tr>
<td>PTP Ethernet connection 2</td>
<td>SFP cage accepts 1 GE module. MSA standard. SPF modules are available as Opt. SX and LX.</td>
</tr>
<tr>
<td>Internet protocol version</td>
<td>IPv4</td>
</tr>
<tr>
<td>Profiles supported</td>
<td>ST2059-2, AES67, General, AVB. Parameters may be adjusted within the range supported by each profile.</td>
</tr>
<tr>
<td>Master mode ST2059-2 synchronization metadata TLV support</td>
<td>Master outputs multicast SM TLV when active. Parameters set from the operating state of the instrument or from selections in the PTP menu.</td>
</tr>
<tr>
<td>Slave mode ST2059-2 synchronization metadata TLV support</td>
<td>Slave mode displays selected fields from the SM TLV in the status screens.</td>
</tr>
<tr>
<td>Communication mode support for the General AVB and AES67 profiles</td>
<td>Supports both Multicast and Unicast. Unicast requires grant negotiation, and the IP address of the master(s) must be entered in the slave AMT.</td>
</tr>
<tr>
<td>ST2059-2 profile master mode communication mode support</td>
<td>Supports: Multicast, Mixed, Mixed without grant negotiation, and Unicast. When the Master is in either Multicast, Mixed, or Mixed without negotiation mode, it will simultaneously support slaves in all of those modes.</td>
</tr>
<tr>
<td>ST2059-2 profile slave mode communication mode support</td>
<td>Supports Multicast, Mixed with negotiation, Mixed without negotiation and Unicast with negotiation. Unicast and Mixed without negotiation requires that the IP address of the master(s) be entered in the slave AMT.</td>
</tr>
<tr>
<td>AMT depth</td>
<td>Supports addresses for 8 masters.</td>
</tr>
<tr>
<td>Number of messages supported by master</td>
<td>Supports up to 8,192 messages a second. The maximum number of slaves depends on the message rate and communication mode. Unicast or mixed modes requiring negotiation are limited to a maximum of 1,024 slaves.</td>
</tr>
</tbody>
</table>
Option PTP specifications

<table>
<thead>
<tr>
<th>Symmetric delay correction</th>
<th>Slave supports manual entry or a delay compensation value up to ±20 us.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timing offset, typical</td>
<td>&lt;1 us for up to 7 hops of PTP compliant switches and &lt;500 ns of uncompensated asymmetric network delay.</td>
</tr>
<tr>
<td>Slave mode lock time at 8 messages per second, typical</td>
<td>Three minutes if not previously locked.</td>
</tr>
<tr>
<td>PTP slave mode lock range</td>
<td>±7.5 ppm.</td>
</tr>
</tbody>
</table>

### Definition of lock status figure of merit

<table>
<thead>
<tr>
<th>Figure of merit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Waiting For Master</td>
</tr>
<tr>
<td>1</td>
<td>Adjusting PTP Frequency</td>
</tr>
<tr>
<td>2</td>
<td>Adjusting PTP Phase</td>
</tr>
<tr>
<td>3</td>
<td>Setting PTP Time</td>
</tr>
<tr>
<td>4</td>
<td>Unused - skipped</td>
</tr>
<tr>
<td>5</td>
<td>Adjust SPG Phase</td>
</tr>
<tr>
<td>6</td>
<td>Locked &gt; With PTP lock &gt; .25</td>
</tr>
<tr>
<td>7</td>
<td>Locked &gt;&gt; With PTP lock &gt; .5</td>
</tr>
<tr>
<td>8</td>
<td>Locked &gt;&gt;&gt; With PTP lock &gt; .6</td>
</tr>
<tr>
<td>9</td>
<td>Locked &gt;&gt;&gt;&gt; With PTP lock &gt; .8</td>
</tr>
<tr>
<td>10</td>
<td>Locked &gt;&gt;&gt;&gt;&gt; With PTP lock &gt; .9</td>
</tr>
<tr>
<td>11</td>
<td>Locked &gt;&gt;&gt;&gt;&gt;&gt; With PTP lock &gt; .95</td>
</tr>
</tbody>
</table>
Option SX specifications

The following table lists the electrical characteristics of the SFP module supplied with Option SX.

<table>
<thead>
<tr>
<th>Function</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Protocol</td>
<td>Gigabit Ethernet, 1.06 to 1.25 Gb.</td>
</tr>
<tr>
<td>Output wavelength, typical</td>
<td>830 to 860 nm, 850 nm.</td>
</tr>
<tr>
<td>Receive wavelength, typical</td>
<td>770 nm to 860 nm.</td>
</tr>
<tr>
<td>Optical output power, typical</td>
<td>-9.5 to -3 dBm.</td>
</tr>
<tr>
<td>Optical receiver sensitivity, typical</td>
<td>-17 to 0 dBm.</td>
</tr>
<tr>
<td>Supported distance, typical</td>
<td>0 to 200 m for OM1, 0 to 500 m for OM2</td>
</tr>
</tbody>
</table>
Option SX specifications
### Option LX specifications

The following table lists the electrical characteristics of the SFP module supplied with Option LX.

<table>
<thead>
<tr>
<th>Function</th>
<th>Hot pluggable Optical SFP MSA module.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Protocol</td>
<td>Gigabit Ethernet, 1.06 to 1.25 Gb. Gigabit Ethernet, 1.06 to 1.25 Gb.</td>
</tr>
<tr>
<td>Output wavelength, typical</td>
<td>1270 to 1355 nm, 1310 nm.</td>
</tr>
<tr>
<td>Receive wavelength, typical</td>
<td>1270 nm to 1610 nm.</td>
</tr>
<tr>
<td>Fiber type</td>
<td>Single mode.</td>
</tr>
<tr>
<td>Optical, typical</td>
<td></td>
</tr>
<tr>
<td>Output power</td>
<td>-11 to -3 dBm.</td>
</tr>
<tr>
<td>Receiver sensitivity</td>
<td>-19 to -3 dBm.</td>
</tr>
<tr>
<td>Supported distance</td>
<td>0 to 2 km typical, up to 5 km possible depending on fiber.</td>
</tr>
</tbody>
</table>
Option LX specifications
Performance verification

This section provides procedures to verify the performance and functionality of the SPG8000A base unit and units with options installed. Procedures that only apply to specific options will be noted as such.

⚠️ **CAUTION.** To prevent possible damage to a module or the base unit, always disconnect the power from the base unit before installing or removing a module.

### Preparation

Do the following before starting any of the following performance verification procedures:

- **Instrument warm-up period**
  - The SPG8000A base unit and installed options must have had a warm-up period of at least 20 minutes before you start a performance verification procedure. Refer to the documentation provided with the test equipment for any preparation the test equipment may require.

- **Save the Power On default settings**
  - Before you begin a performance verification procedure, you can save your required instrument settings in the Power On Default preset.
  - When the instrument settings are saved in the Power On Default preset, you can recall the settings after the performance verification procedure is completed by turning off and on the power (disconnect and connect the power cord).

- **Set the SPG8000A to Factory Mode**
  - Most of the performance verification procedures require that the SPG8000A be restarted or rebooted in Factory Mode. There are two methods to put the SPG8000A into Factory Mode.

  **Restarting in Factory Mode.** Use these steps to restart the SPG8000A in Factory Mode:

  1. Remove power from the SPG8000A. (Disconnect the power cord.)
  2. Press and hold the **Front Panel ENABLE** button. Continue holding the button while applying power (connecting the power cord). The message **SPG8000A Booting...** will display.
  3. Continue to hold the **Front Panel** button until the message **SPG8000A Start up with Factory Mode** displays.
  4. Release the **Front Panel** button.
Rebooting in Factory Mode. Use these steps to reboot the SPG8000A in Factory Mode, without removing power to the instrument:

1. Press and hold the STATUS, ENTER, and Front Panel ENABLE buttons simultaneously.
2. Continue holding the buttons until the message SPG8000A Booting... displays.
3. When the message SPG8000A Booting... displays, release the STATUS and ENTER buttons. Continue holding the Front Panel ENABLE button.
4. When the message SPG8000A Start up with Factory Mode displays, release the Front Panel ENABLE button.

Load the factory preset
1. Load the factory preset:
   a. Press the SYSTEM button to select SYSTEM : PRESET.
   b. Press the ENTER button to view the SYSTEM : PRESET : RECALL menu.
   c. Press the left (◄) arrow button to select Factory Default.
   d. Press the ENTER button to load the preset.
2. Press the BACK button to exit the Recall menu.

Diagnostics tests
This procedure verifies that the diagnostic tests pass. The diagnostics results should be verified for the base unit and for each option module, if installed.

Required equipment
No equipment is required for this procedure.
Photocopy this table and use it to record the performance test results.

**Table 13: SPG8000A Diagnostics test record**

<table>
<thead>
<tr>
<th>Instrument Serial Number:</th>
<th>Certificate Number:</th>
</tr>
</thead>
<tbody>
<tr>
<td>Temperature:</td>
<td>RH %:</td>
</tr>
<tr>
<td>Date of Calibration:</td>
<td>Technician:</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Performance test</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power On Diagnostics</td>
<td>Pass/Fail</td>
</tr>
<tr>
<td>PLL Locked</td>
<td></td>
</tr>
<tr>
<td>Main</td>
<td>Pass/Fail</td>
</tr>
<tr>
<td>SDI Flex - Option SDI only</td>
<td>Pass/Fail</td>
</tr>
<tr>
<td>SDI DDS Phase - Option SDI only</td>
<td>Pass/Fail</td>
</tr>
<tr>
<td>Temperature</td>
<td></td>
</tr>
<tr>
<td>Main</td>
<td>Pass/Fail</td>
</tr>
<tr>
<td>CPU</td>
<td>Pass/Fail</td>
</tr>
<tr>
<td>REF - Option GPS only</td>
<td>Pass/Fail</td>
</tr>
<tr>
<td>SDI - Option SDI only</td>
<td>Pass/Fail</td>
</tr>
<tr>
<td>FPGA - Option SDI only</td>
<td>Pass/Fail</td>
</tr>
<tr>
<td>Voltages</td>
<td></td>
</tr>
<tr>
<td>Fan Speed</td>
<td></td>
</tr>
<tr>
<td>Main</td>
<td>Pass/Fail</td>
</tr>
<tr>
<td>PS1</td>
<td>Pass/Fail</td>
</tr>
<tr>
<td>PS2 - Option DPW only</td>
<td>Pass/Fail</td>
</tr>
<tr>
<td>Power Supply 1</td>
<td>Pass/Fail</td>
</tr>
<tr>
<td>Power Supply 2 - Option PDW only</td>
<td>Pass/Fail</td>
</tr>
<tr>
<td>GPS PHS DET RAMPS - Option GPS only</td>
<td>Pass/Fail</td>
</tr>
<tr>
<td>Module Memory</td>
<td>Pass/Fail</td>
</tr>
<tr>
<td>Front Panel Keys</td>
<td>Pass/Fail</td>
</tr>
<tr>
<td>PLL Range Check</td>
<td>Pass/Fail</td>
</tr>
<tr>
<td>Reference Infrastructure</td>
<td>Pass/Fail</td>
</tr>
</tbody>
</table>
Diagnostics test procedure

1. Connect the power cord.

   *NOTE.* Install both power cords if Option DPW is installed.

2. Check for any power-on error messages as the instrument starts. If present, they be displayed briefly during the power-on process. You can also view them from the instrument Web user interface on the System > Diagnostics page. (See the SPG8000A Installation and Safety Instructions manual for information about the Web user interface.)

3. Record Pass in the test record for **Power On Diagnostics** if no error messages are displayed. To note a failure, record the displayed error message in the test record.

4. Set the SPG8000A to Factory Mode. (See *Set the SPG8000A to Factory Mode* on page 31.)

5. Press the **REF** button.

6. Press the left (◄) arrow button to select **Internal** as the source.

7. Press the **ENTER** button.

8. Press the **SYSTEM** button.

9. Use the up (▲) arrow button to select **DIAGNOSTICS**.

10. Press the **ENTER** button.

11. Use the down (▼) arrow to step through all of the following diagnostic results. Some results are only available if the instrument has a specific option.

    a. Tune: Displays 0 with no tuning signal. (Not in test record.)

    b. Cal: Displays the most recent calibration data. (Not in test record.)

    c. PLL: Verify that the following clock frequencies show locked (Lk) by pressing the right (►) arrow button to view each of the clocks. Record Pass or Fail in the test record for each of the PLL Locked tests.

        - Main
        - SDI (Option SDI only)
        - SDI DDS (Option SDI only)
d. TEMPERATURE: Verify that the following board temperature readings are normal (OK) by pressing the right (►) arrow button to view each temperature. Record Pass or Fail in the test record for each of the Temperature tests.

**NOTE.** Option GPS only: The REF temperature readout is N/A because there is no temperature sensor on the receiver.

- Main
- CPU
- REF (Option GPS only)
- SDI (Option SDI only)
- FPGA (Option SDI only)

e. VOLTAGE: Verify the following voltages are normal (OK) by pressing the right (►) arrow button to view each of the voltages. Record Pass in the test record for Voltages if all voltages are normal. Otherwise, record Fail and list any failed voltages.

**NOTE.** If you do not see a specific voltage on your instrument, it is because your instrument does not have the related hardware option installed.

<table>
<thead>
<tr>
<th>Main board: +5.0 V</th>
<th>Slot 1: +5.0 V</th>
<th>Slots 1 &amp; 2: +8.0 AV</th>
<th>Ref board: +5.0 V</th>
</tr>
</thead>
<tbody>
<tr>
<td>Main board: +3.3 V</td>
<td>Slot 2: +5.0 V</td>
<td>Slots 3 &amp; 4: +8.0 AV</td>
<td>Ref board: +8.0 V</td>
</tr>
<tr>
<td>Main board: +2.5 V</td>
<td>Slot 3: +5.0 V</td>
<td>Slots 1 &amp; 2: +5.0 AV</td>
<td>Ref board: –5.0 V relative to +3.3 V</td>
</tr>
<tr>
<td>Main board: +1.8 V</td>
<td>Slot 4: +5.0 V</td>
<td>Slots 3 &amp; 4: +5.0 AV</td>
<td>+3.3 V</td>
</tr>
<tr>
<td>Main board: +1.5 V</td>
<td>Slot 1: +3.3 V</td>
<td>Fan +5</td>
<td>SDI board: +1.2 V</td>
</tr>
<tr>
<td>Main board: +1.2 V</td>
<td>Slot 2: +3.3 V</td>
<td>RTC Battery</td>
<td>SDI board: +1.2 VA</td>
</tr>
<tr>
<td>Main board: –5.0 V</td>
<td>Slot 3: +3.3 V</td>
<td>PTP board 1: +1.2 V</td>
<td>SDI board: +3.3 V</td>
</tr>
<tr>
<td>Main board: +3.3 AV</td>
<td>Slot 4: +3.3 V</td>
<td>PTP board 1: +3.3 V</td>
<td>SDI board: +3.3 VA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PTP board 2: +1.69 V</td>
<td>SDI board: +1.5 V</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>SDI board: +3.0 V</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>SDI board: +1.8 V</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>SDI board: Dref</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

f. Fan Speed: Verify that the following fan speeds are normal (OK) by pressing the left (◄) arrow button to view each fan speed. Record Pass or Fail in the test record for each of the Fan Speed tests.

- Main
- PS1
- PS2 - Option PDW only

| Power Supply 1: Verify that the temperature weighted hours (Tmp Wtd) and voltage (V) is normal (OK). Record Pass or Fail in the test record for Power Supply 1.
h. Power Supply 2 (Option DPW only): Verify that the temperature weighted hours (Tmp Wtd) and voltage (V) is normal (OK). Record Pass or Fail in the test record for Power Supply 2.

i. GPS PHS DET RAMPS (Option GPS only): Press the right (►) arrow button to verify that Up A and B and Down A and B are normal (OK). Record Pass or Fail in the test record for GPS PHS DET RAMPS.

12. Run the Module Memory test:
   a. Press the down (▼) arrow to select DIAGONSTICS: RUN and check that Module Memory Tests shows in the menu.
   b. Press the ENTER button to run the test.
   c. Verify that All Installed Option(s) memory passes.
   d. Record Pass or Fail in the test record for Module Memory.

13. Run the Front Panel Key diagnostic test:
   a. Press the right (►) arrow button to select Front Panel Key from the DIAGONSTICS: RUN menu.
   b. Press the ENTER button to run the diagnostic.
   c. Follow the instructions on the front panel display that will tell you to press specific buttons on the front panel. When the test is over, the display will tell you if the test was passed and then direct you to press the BACK button to exit the test.
   d. Record the resulting Pass or Fail message in the test record for Front Panel Keys. If a failure occurs, record the error codes in the test record.

14. Run the PLL Range Check test:
   a. Press the ENTER button to reenter the Diagnostics menu.
   b. Press the down arrow until you see the DIAGONSTICS: RUN menu.
   c. Press the right (►) arrow button to select PLL Range Check.
   d. Press the ENTER button.
   e. After the diagnostics testing is complete, note the PLL Low and High readings. Low should read \(-90 \times 10^{-6}\) or lower. High should read \(+90 \times 10^{-6}\) or higher.
   f. Record Pass or Fail in the test record for PLL Range Check.

15. Run the Reference Infrastructure test:
   a. Press the down (▼) arrow to select DIAGONSTICS: GPS IO TEST.
   b. Press the ENTER button to run the test.
   c. Verify that the GPS IO test passes.
   d. Record Pass or Fail in the test record for Reference Infrastructure.

16. Press the BACK button to exit the Run menu.
17. Cycle the instrument power to clear the effects of the memory diagnostics.

18. Set the SPG8000A to Factory Mode and load the factory preset settings. (See Set the SPG8000A to Factory Mode on page 31 and Load the factory preset on page 32.)

SPG8000A base unit performance verification

The following procedures verify the functionality of the SPG8000A base unit.

Required equipment

The following table lists the required equipment for the base-unit procedures.

Table 14: Required equipment for SPG8000A base-unit performance verification

<table>
<thead>
<tr>
<th>Item</th>
<th>No.</th>
<th>Minimum requirement</th>
<th>Recommended equipment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Frequency counter</td>
<td>1</td>
<td>Frequency range: 0.1 Hz to 10 MHz</td>
<td>Tektronix FCA3000 or equivalent</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Precision: 10 digits or higher</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Frequency standard</td>
<td>1</td>
<td>10 MHzAccuracy: $1 \times 10^{-9}$</td>
<td>Tektronix SPG8000 or SPG8000A locked to GPS, GLONASS or equivalent Spectracom/Pendulum 6689</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Waveform monitor</td>
<td>1</td>
<td>Composite and SDI input with external reference capability</td>
<td>WFM9300 with Option CPS or equivalent</td>
</tr>
<tr>
<td>Oscilloscope</td>
<td>1</td>
<td>Bandwidth: 200 MHz or higher</td>
<td>Tektronix TDS540D or TDS3054</td>
</tr>
<tr>
<td>Digital voltmeter</td>
<td>1</td>
<td></td>
<td>Keithley 2700 DMM</td>
</tr>
<tr>
<td>GPS or GLONASS receiver with video sync outputs</td>
<td>1</td>
<td>GPS or GLONASS input, 10 M CW, NTSC, PAL, Tri-level sync, and SDI outputs</td>
<td>GPS7 and SDI7 module in a TG8000 or equivalent</td>
</tr>
<tr>
<td>75 Ω BNC cable</td>
<td>4</td>
<td>Length: 42 inches</td>
<td>Tektronix part number 012-0074-00</td>
</tr>
<tr>
<td>75 Ω feed-through terminator</td>
<td>1</td>
<td></td>
<td>Tektronix part number 011-0103-02</td>
</tr>
<tr>
<td>75 Ω precision terminator</td>
<td>1</td>
<td></td>
<td>Tektronix part number 011-0102-03</td>
</tr>
<tr>
<td>75 Ω coaxial terminator</td>
<td>2</td>
<td></td>
<td>Tektronix part number 011-0163-00</td>
</tr>
<tr>
<td>BNC-to-Banana-Plug adapter</td>
<td>1</td>
<td></td>
<td>Pomona model 1269</td>
</tr>
<tr>
<td>BNC-to-test-clip adapter</td>
<td>1</td>
<td>Use to measure voltage across 600 Ω load resistor for LTC level procedure</td>
<td></td>
</tr>
<tr>
<td>BNC T connector</td>
<td>1</td>
<td>Used to measure voltage on Black amplitude and offset test (SD)</td>
<td></td>
</tr>
<tr>
<td>15-pin DSUB male header with solder lugs</td>
<td>1</td>
<td>Used to assert GPI 1, 2, 3 inputs to restore presets</td>
<td></td>
</tr>
</tbody>
</table>

1 The feed-through terminator is not required if the oscilloscope has an internal 75 Ω terminator.
Photocopy this table and use it to record the SPG8000A base-unit performance test results.

**Table 15: SPG8000A base-unit test record**

<table>
<thead>
<tr>
<th>Performance test</th>
<th>-Min</th>
<th>+Max</th>
<th>Measured</th>
<th>Value</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Master Clock Accuracy</td>
<td>9.9999987 MHz</td>
<td>10.0000013 MHz</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>NTSC Functional Genlock and Timing</td>
<td></td>
<td></td>
<td>Pass</td>
<td>Fail</td>
<td></td>
</tr>
<tr>
<td>PAL Functional Genlock and Timing</td>
<td></td>
<td></td>
<td>Pass</td>
<td>Fail</td>
<td></td>
</tr>
<tr>
<td>1080p24 Functional Lock and Timing</td>
<td></td>
<td></td>
<td>Pass</td>
<td>Fail</td>
<td></td>
</tr>
<tr>
<td>Genlock ADC Bus Stuck</td>
<td></td>
<td></td>
<td>Pass</td>
<td>Fail</td>
<td></td>
</tr>
<tr>
<td>Genlock ADC Bus Short</td>
<td></td>
<td></td>
<td>Pass</td>
<td>Fail</td>
<td></td>
</tr>
<tr>
<td>Genlock Input</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Minimum Level</td>
<td>1550</td>
<td>2550</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Maximum Level</td>
<td>2550</td>
<td>3550</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Gain</td>
<td>900</td>
<td>1100</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LTC Positive Input Open Circuit Loop Back</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Minimum Level</td>
<td>1250</td>
<td>1500</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Maximum Level</td>
<td>2200</td>
<td>2450</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Gain</td>
<td>850</td>
<td>1050</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LTC Negative Input Open Circuit Loop Back</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Minimum Level</td>
<td>1250</td>
<td>1500</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Maximum Level</td>
<td>2200</td>
<td>2450</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Gain</td>
<td>850</td>
<td>1050</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LTC Positive Input Terminated Loop Back Gain</td>
<td>400</td>
<td>525</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LTC Negative Input Terminated Loop Back Gain</td>
<td>400</td>
<td>525</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Black Output Functional Test and Frame Pulse Test</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Black 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PAL</td>
<td></td>
<td></td>
<td>Pass</td>
<td>Fail</td>
<td></td>
</tr>
<tr>
<td>1080 59.94i</td>
<td></td>
<td></td>
<td>Pass</td>
<td>Fail</td>
<td></td>
</tr>
<tr>
<td>1080 60i</td>
<td></td>
<td></td>
<td>Pass</td>
<td>Fail</td>
<td></td>
</tr>
<tr>
<td>Performance test</td>
<td>–Min</td>
<td>+Max</td>
<td>Measured</td>
<td>Value</td>
<td>Value</td>
</tr>
<tr>
<td>---------------------------------------</td>
<td>------</td>
<td>------</td>
<td>----------</td>
<td>-------</td>
<td>-------</td>
</tr>
<tr>
<td>Black 2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PAL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1080 59.94i</td>
<td>Pass</td>
<td>Fail</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1080 60i</td>
<td>Pass</td>
<td>Fail</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Black 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PAL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1080 59.94i</td>
<td>Pass</td>
<td>Fail</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1080 60i</td>
<td>Pass</td>
<td>Fail</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Black Output Bit Integrity</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Black 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ramp</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Calibration Setting (AMPL. DAC number)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Black 2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ramp</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Calibration Setting (AMPL. DAC number)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Black 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ramp</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Calibration Setting (AMPL. DAC number)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Black Amplitude and Offset (SD)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Black 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 mV (offset)</td>
<td>–40</td>
<td>+40</td>
<td>693 mV</td>
<td>707 mV</td>
<td></td>
</tr>
<tr>
<td>700 mV</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Amplitude (difference)</td>
<td>693 mV</td>
<td>707 mV</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Black 2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 mV (offset)</td>
<td>–40</td>
<td>+40</td>
<td>693 mV</td>
<td>707 mV</td>
<td></td>
</tr>
<tr>
<td>700 mV</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Amplitude (difference)</td>
<td>693 mV</td>
<td>707 mV</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Black 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 mV (offset)</td>
<td>–40</td>
<td>+40</td>
<td>693 mV</td>
<td>707 mV</td>
<td></td>
</tr>
<tr>
<td>700 mV</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Amplitude (difference)</td>
<td>693 mV</td>
<td>707 mV</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Trilevel Sync Output (HD)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Black 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### Performance verification

<table>
<thead>
<tr>
<th>Performance test</th>
<th>–Min</th>
<th>+Max</th>
<th>Measured Value</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Blanking Level</td>
<td>–50 mV</td>
<td>+50 mV</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Sync Amplitude Plus</td>
<td>294.0 mV</td>
<td>306.0 mV</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Sync Amplitude Minus</td>
<td>294.0 mV</td>
<td>306.0 mV</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Black 2</td>
<td>–50 mV</td>
<td>+50 mV</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Sync Amplitude Plus</td>
<td>294.0 mV</td>
<td>306.0 mV</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Sync Amplitude Minus</td>
<td>294.0 mV</td>
<td>306.0 mV</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Black 3</td>
<td>–50 mV</td>
<td>+50 mV</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Sync Amplitude Plus</td>
<td>294.0 mV</td>
<td>306.0 mV</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Sync Amplitude Minus</td>
<td>294.0 mV</td>
<td>306.0 mV</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Black Output Rise and Fall Time</td>
<td>–50 mV</td>
<td>+50 mV</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Black 1, NTSC</td>
<td>40 ns</td>
<td>60 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Fall Time of Falling Sync Edge</td>
<td>120 ns</td>
<td>150 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Black 1, 1080 60i</td>
<td>40 ns</td>
<td>60 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rising Edge in the Middle of the Tri-level Sync</td>
<td>40 ns</td>
<td>60 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Black 2, NTSC</td>
<td>40 ns</td>
<td>60 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Fall Time of Falling Sync Edge</td>
<td>120 ns</td>
<td>150 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Black 2, 1080 60i</td>
<td>40 ns</td>
<td>60 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rising Edge in the Middle of the Tri-level Sync</td>
<td>40 ns</td>
<td>60 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Black 3, NTSC</td>
<td>40 ns</td>
<td>60 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Fall Time of Falling Sync Edge</td>
<td>120 ns</td>
<td>150 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Black 3, 1080 60i</td>
<td>40 ns</td>
<td>60 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rising Edge in the Middle of the Tri-level Sync</td>
<td>40 ns</td>
<td>60 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Sine Amplitude</td>
<td>1.35 V</td>
<td>1.65 V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LTC Level</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Performance test</td>
<td>–Min</td>
<td>+Max</td>
<td>Measured</td>
<td>Value</td>
</tr>
<tr>
<td>---------------------------</td>
<td>------</td>
<td>------</td>
<td>----------</td>
<td>-------</td>
</tr>
<tr>
<td>LTC 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Maximum Positive Voltage</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Maximum Negative Voltage</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>p–p Voltage (difference)</td>
<td>4.5 V</td>
<td>5.5 V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LTC 2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Maximum Positive Voltage</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Maximum Negative Voltage</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>p–p Voltage (difference)</td>
<td>4.5 V</td>
<td>5.5 V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LTC 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Maximum Positive Voltage</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Maximum Negative Voltage</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>p–p Voltage (difference)</td>
<td>4.5 V</td>
<td>5.5 V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LTC 4</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Maximum Positive Voltage</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Maximum Negative Voltage</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>p–p Voltage (difference)</td>
<td>4.5 V</td>
<td>5.5 V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>GPI Output Functional Test</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>GPI 1 Out</td>
<td>4.5 V</td>
<td>5.5 V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>GPI 2 Out</td>
<td>4.5 V</td>
<td>5.5 V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>GPI Input Functional Test</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Program Time</td>
<td></td>
<td></td>
<td>Pass</td>
<td>Fail</td>
</tr>
<tr>
<td>GPI Input Recall Test</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>GPI Recall of Bit 1</td>
<td>Pass</td>
<td>Fail</td>
<td></td>
<td></td>
</tr>
<tr>
<td>GPI Recall of Bit 2</td>
<td>Pass</td>
<td>Fail</td>
<td></td>
<td></td>
</tr>
<tr>
<td>GPI Recall of Bit 3</td>
<td>Pass</td>
<td>Fail</td>
<td></td>
<td></td>
</tr>
<tr>
<td>48 kHz Clock Output Level (CMOS compatible)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2.5 V DC Coupled into 75 Ω</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>High</td>
<td>2.1 V</td>
<td>2.9 V</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Master clock accuracy test

Perform this procedure to verify the accuracy of all video and audio related clocks, including black burst subcarriers and SDI rates. The following equipment is required for this test:

- Frequency counter
- Frequency standard
- 75 Ω BNC cable (2 required)
- 75 Ω feed-through terminator

1. Use a 75 Ω BNC cable and the 75 Ω feed-through terminator to connect the 10 MHz / BLACK 3 connector to the INPUT A connector on the frequency counter as shown in the following figure.

2. Use an appropriate cable to connect the frequency standard to the external reference input connector on the frequency counter.

3. Set the frequency counter to the external reference input.

4. Set the frequency counter to the frequency measurement mode (if necessary), and then set the Gate Time to 1 s.
5. Set the reference source on the SPG8000A to Internal as follows:
   a. Press the REF button.
   b. Press the left (◄) arrow button until Internal appears in the menu, and then press the ENTER button. The INT indicator below the Inputs button panel should turn green.

6. Output the CW 10 MHz calibration signal from the BLACK 3 output as follows:
   a. Press the BLACK button until you see BLACK 3 in the menu.
   b. Press the left (◄) arrow button to select CW 10 MHz.
   c. Press the ENTER button.

7. Set the frequency counter to trigger on the input, and then verify that the displayed frequency is within the range of 9.9999987 MHz to 10.0000013 MHz.

8. Record the measured frequency in the test record for Master Clock Accuracy.

Genlock function test
Perform the following procedure to check that the genlock and timing function is operating correctly. This test is divided into three parts: one part checks NTSC, one part checks PAL, and one part checks 1080p24. This test may be performed in normal or factory mode. (See Set the SPG8000A to Factory Mode on page 31.)
NTSC functional genlock and timing.

1. Use a 75 Ω BNC cable to connect the BLACK 1 connector on the reference unit to the REF connector on the SPG8000A under test.

2. Use a second 75 Ω BNC cable to connect the REF LOOP connector of the SPG8000A to the CMPST A connector on the waveform monitor. Make sure to terminate the loop A input on the waveform monitor.

3. Use a third 75 Ω BNC cable to connect the SDI A connector on the reference unit to one of the SDI inputs on the waveform monitor.

4. Use a fourth 75 Ω BNC cable to connect the BLACK 1 connector on the SPG8000A under test to the REF IN connector of the waveform monitor. Make sure to terminate the reference loopthrough on the waveform monitor.

5. Press the composite input and the EXT REF buttons on the front panel of the waveform monitor to display the composite input relative to the reference signal.

6. Set the waveform monitor to 4-tile display mode and select the following displays: WFM, Vector, Timing (press the MEAS button), and Video Session (press the STATUS button).

7. Load the factory default preset for both the reference unit and the SPG8000A under test. (See Load the factory preset on page 32.)

8. Set the reference unit source to Internal as follows:
   a. Press the MODULE button until you see GPS7 in the menu.
   b. Press the down (▼) arrow button until REFERENCE appears in the menu, and then press the ENTER button.

**NOTE.** In the timing display, make sure the "relative to" window indicates "Analog DAC". If it does not, press and hold the MEAS button and correct it.
c. Press the left (◄) arrow button until **Internal** appears in the menu as the source, and then press the **ENTER** button.

d. Press the **BACK** button to exit the menu.

9. Do the following steps to check that the BLACK 1 output of the reference unit is set to NTSC Black Burst. (This should have been done automatically when the instrument was reset to factory default.)

   a. Press the down (▼) arrow button until **SELECT OUTPUT** appears in the menu.

   b. Press the left (◄) or right (►) arrow until **BLACK 1** appears in the menu, and press the **ENTER** button.

   c. You should see **SELECT FORMAT** in the menu. If you do not, press the down (▼) arrow button until it appears.

   d. You should see **NTSC** on the menu.

      If you do, the output is set correctly. Press the BACK button and proceed to step 10.

      If you do not, press the left (◄) or right (►) arrow button until NTSC appears, press the **ENTER** button, and then proceed to step 9.e.

   e. You should see **Black Burst** on the menu. If you do not, press the left (◄) or right (►) arrow button until **Black Burst** appears, and then press the **ENTER** button.

   f. Press the **BACK** button twice to exit the menu.

10. Set the reference format of the SPG8000A under test to NTSC Burst as follows:

    a. Press the **REF** button. You should see **REFERENCE: SOURCE**.

    b. Press the right (►) arrow button until you see **NTSC Burst** in the menu, and then press the **ENTER** button.

11. Set the **BLACK 1** output of the SPG8000A under test to NTSC as follows:

    a. Press the **BLACK** button. You should see **BLACK 1 : FORMAT** on the menu display.

    b. Press the right (►) arrow button until you see **NTSC** in the menu, and then press the **ENTER** button.

12. Check the following and record **Pass** under **NTSC Functional Genlock and Timing** in the test record if all conditions are met. If any of these conditions are not met, record **Fail** in the test record.

    - Check that the EXT light on the front panel of the SPG8000A under test is a steady green.
    - Check that the Timing display on the waveform monitor reads 0 lines of offset and less than 0.1 μs of horizontal offset.
    - Check that the waveform in the Vector display on the waveform monitor is stable and not spinning.
PAL functional genlock and timing.

1. Set the BLACK 1 output of the reference GPS7 to PAL as follows:
   a. Press the down (▼) arrow button until SELECT OUTPUT appears in the menu.
   b. Press the left (◄) or right (►) arrow until BLACK 1 appears in the menu, and press the ENTER button.
   c. You should see SELECT FORMAT in the menu. If you do not, press the down (▼) arrow button until it appears.
   d. Press the right (►) arrow until PAL appears in the menu, and then press the ENTER button.
   e. Press the right (►) arrow until Black Burst appears in the menu, and then press the ENTER button.
   f. Press the BACK button twice to exit the menu.

2. Set the reference format of the SPG8000A under test to PAL Burst as follows:
   a. Press the REF button. You should see REFERENCE: SOURCE.
   b. Press the right (►) arrow button until you see PAL Burst in the menu, and then press the ENTER button.

3. Set the BLACK 1 output of the SPG8000A under test to PAL as follows:
   a. Press the BLACK button. You should see BLACK 1 : FORMAT on the menu display.
   b. Press the right (►) arrow button until you see PAL in the menu, and then press the ENTER button.

4. Check the following and record Pass under PAL Functional Genlock and Timing in the test record if all conditions are met. If any of these conditions are not met, record Fail in the test record.
   - Check that the EXT light on the front panel of the SPG8000A under test is a steady green.
   - Check that the Timing display on the waveform monitor reads 0 lines of offset and less than 0.1 μs of horizontal offset.
   - Check that the waveform in the Vector display on the waveform monitor is stable and not spinning.

   **NOTE.** Proceed to the next step if you suspect the waveform monitor has indicated an inaccurate reading on the timing display. Otherwise, this procedure is now complete.

5. Some waveform monitors may not indicate exactly zero on the timing display for a correctly timed signal. If this is suspected, do the following steps:
   a. Remove the termination on the waveform monitor reference input.
   b. Connect a cable from that reference input to the CMPST B input on the waveform monitor.
   c. Terminate the loopthrough on the CMPST B input.
d. From the waveform monitor front panel, select the CMPST B input. The timing display should show zero because it is the same signal on the input and reference. If it is not shown as zero, do the following to remove any error in the timing measurement:

- Make the timing tile active, then press and hold the MEAS button to bring up the menu.
- Save a timing offset and then change the "relative to" to use the saved offset.

e. Select the first composite input, and compare the timing of the unit under test to see if it is less than 0.1 μs.
1080 24p functional lock and timing.

1. Set the SDI A output format of the reference module to 1080 24p as follows:
   a. Press the MODULE button until you see SDI output you are using in the menu.
   b. Press the FORMAT button.
   c. Press the left (◄) arrow button until 1080 24p appears, and then press the ENTER button.
   d. Press the BACK button to exit the menu.

2. Set the reference unit BLACK 1 to 1080 24p Tri-level Sync as follows:
   a. Press the MODULE button until you see GPS7.
   b. Press the down (▼) arrow button to view BLACK 1 on the menu, and then press ENTER.
   c. Press the down (▼) arrow button to view SELECT FORMAT.
   d. Press the left (◄) or right (►) arrow button to select 1080 24p, and then press the ENTER button.

3. Set the reference format of the SPG8000A unit under test to HD Tri-level Sync as follows:
   a. Press the REFERENCE button.
   b. You should see SOURCE in the menu. If you do not, press the down (▼) arrow button until it appears.
   c. Press the right (►) arrow button until HD Tri-Level SYNC appears, and then press the ENTER button.

4. Set the BLACK 1 output of the SPG8000A unit under test to 1080 24p Tri-level Sync as follows:
   a. Press the BLACK button until you see BLACK 1-3 : HD TRI-LEVEL SYNC RATE on the menu.
   b. Press the right (►) arrow button to select Integer, and then press the ENTER button.
   c. Press the BLACK button until you see BLACK 1 on the menu.
   d. Press the left (◄) arrow button until 1080 24p appears, and then press the ENTER button.

5. Select the SDI input on the waveform monitor.
6. Set the timing display for “relative to Serial 0H” on the waveform monitor.
7. Check the following and record Pass under 1080 24p Functional Genlock and Timing in the test record if all conditions are met. If any of these conditions are not met, record Fail in the test record.
   - Check that the EXT light on the front panel of the SPG8000A under test is a steady green.
   - Check that the Timing display on the waveform monitor reads 0 lines of offset and less than 0.1 μs of horizontal offset.
<table>
<thead>
<tr>
<th>Genlock bit integrity and input gain test</th>
</tr>
</thead>
<tbody>
<tr>
<td>Perform the following procedure to check the genlock bit integrity and input gain. This test is divided into two parts: one part checks bit integrity and one part checks genlock input gain.</td>
</tr>
<tr>
<td>This test should be performed in factory mode. (See <em>Set the SPG8000A to Factory Mode</em> on page 31.)</td>
</tr>
</tbody>
</table>
Genlock ADC bus stuck and short.

1. If you have just finished the previous procedure, disconnect the reference input of the SPG8000A under test from the waveform monitor composite input. The only connection needed is the one from the reference unit BLACK 1 to the SPG8000A under test REF input.

2. Set the BLACK 1 / REF output of the reference GPS7 to NTSC Black Burst with Field REF as follows:
   a. Press the MODULE button until GPS7 appears.
   b. Press the down (▼) arrow button until SELECT OUTPUT appears.
   c. You should see BLACK 1 in the menu. If you do not, press the left (◄) arrow button until it appears, and then press the ENTER button.
   d. You should see INPUT-OUTPUT in the menu. If you do not, press the down (▼) arrow button until it appears.
   e. You should see OUTPUT (if allowed) in the menu. If you do, press the ENTER button. If you do not, press the right (►) arrow button until it appears in the menu, and then press the ENTER button.
   f. Press the down (▼) arrow button until SELECT FORMAT appears in the menu and then press the ENTER button.
   g. You should see NTSC in the menu. If you do, press the ENTER button. If you do not, press the right (►) arrow button until it appears, and then press the ENTER button.
   h. Press the right (►) arrow button until Black Burst with Field REF appears, and then press the ENTER button.
   i. Press the BACK button twice to exit the menu.

3. Set the REF source of the SPG8000A under test to NTSC Burst as follows:
   a. Press the REF button.
b. You should see SOURCE in the menu. If you do not, press the down (▼) arrow button until it appears.

c. Press the right (►) arrow button until NTSC Burst appears, and then press the ENTER button.

4. Run the GPS ADC Bus stuck and short diagnostics on the SPG8000A under test as follows:
   a. Press the SYSTEM button.
   b. Press the up (▲) arrow button until you see SYSTEM : DIAGNOSTICS.
   c. Press the ENTER button to enter the Diagnostics menu.
   d. Press the down (▼) arrow button to select GPS ADC BUS.
   e. View the results for the Stuck and Short bits.

5. Check the following and record Pass or Fail under Genlock ADC Bus Stuck and Genlock ADC Bus Short in the test record, depending on the following conditions:
   ■ If all bits in the Stuck field show a “-”, they all have activity. Record Pass in the test record.
   ■ If any bits in the Stuck field show an H or an L, then the bit is not moving. Record Fail in the test record.
   ■ If all bits in the Short field show a “-”, then none as shorted together. Record Pass in the test record.
   ■ If any bits in the Short field show an S, then record Fail in the test record.

Genlock input gain.

1. Press the down (▼) arrow button until you see GENLOCK INPUT in the Diagnostics menu.

2. Connect a 75 Ω terminator on the REF LOOP input on the SPG8000A under test.

3. Subtract the Min level from the Max level and compare the result to the limits in the test record. Record the Gain, Min, and Max values in the Genlock input gain test record.

4. Press the BACK button to exit the menu.

LTC input gain and impedance test

Perform the following procedure to check that the LTC input gain and impedance are functioning properly. This test is divided into three parts: the first part checks the LTC positive input open circuit loop back; the second part checks the LTC negative input open circuit loop back; the third part checks the LTC positive and negative terminated inputs loop back gain. This test should be performed in factory mode. (See Set the SPG8000A to Factory Mode on page 31.)
LTC positive input open circuit loop back.

1. If you have just finished the previous procedure, press the LTC button until LTC 1 appears in the menu.
2. Press the up (▲) arrow button until OUTPUT LEVEL appears in the menu.
3. Press the right (►) arrow button until the level shows 5.0 Volt, and then press the ENTER button.
4. Press the down (▼) arrow button until LTC1 LOOPBACK appears in the menu.
5. Press the right arrow button (►) until Enable appears in the menu, and then press the ENTER button.
6. View the diagnostics as follows:
   a. Press the SYSTEM button.
   b. Press the up (▲) arrow button until DIAGNOSTICS appears in the menu, and then press the ENTER button.
   c. Press the up (▲) or down (▼) arrow buttons until LTC POS INPUT appears.
7. Record the Min and Max levels in LTC Positive input open circuit loop back in the test record.
8. Subtract the Min level from the Max level and record the result in LTC positive open circuit loop back gain in the test record.

LTC negative input open circuit loop back.

1. Press the right (►) arrow button until LTC NEG INPUT appears in the Diagnostics menu.
2. Record the Min and Max levels in LTC Negative input open circuit loop back in the test record.
3. Subtract the Min level from the Max level and record the result in LTC negative open circuit loop back gain in the test record.
LTC positive and negative terminated inputs loop back gain

1. Connect a breakout cable to the LTC / GPI input of the SPG8000A under test.

2. Connect a 600 Ω XLR load with meter access to LTC1 end of the breakout cable.

3. Press the left (◄) arrow button to view the **LTC POS INPUT** diagnostic display again.

4. Note the Min level and Max level and then subtract the Min level from the Max level and record the result in **LTC Positive input terminated loop back Gain** in the test record.

5. Press the right (►) arrow button until **LTC NEG INPUT** appears in the Diagnostics menu.

6. Note the Min level and Max level and then subtract the Min level from the Max level and record the result in **LTC Negative input terminated loop back Gain** in the test record.
Black output functional test and frame pulse test

Perform the following procedure to check that the Black signal output and internal frame pulse signals are functioning properly.

If you have just finished the previous test, disconnect all the cables from the unit under test before beginning this procedure.

1. Connect an SDI signal from the reference unit, like one from an SDI7 module, to the SDI input of a video monitor, and select that input as the active input on the waveform monitor.

   **NOTE.** You can use any HD signal. For example, HD 1080i59, 1080i50, or 1080p24.

2. Connect a cable from the BLACK 1 output on the SPG8000A under test to the external reference input of the video monitor, and terminate the loop through on the monitor with a 75 Ω terminator.

3. Press the EXT REF button on the video monitor.

4. Set the reference source on the SPG8000A to internal:
   a. Press the REF button. You should see REFERENCE : SOURCE on the menu.
   b. Use the left (◄) or right (►) arrow button to select Internal.
   c. Press the ENTER button.

5. Set BLACK 1 to PAL on the SPG8000A as follows:
   a. Press the BLACK button. You should see BLACK 1 : FORMAT on the menu.
   b. Use the left (◄) or right (►) arrow button to select PAL.
   c. Press the ENTER button.

6. Check that the video monitor shows PAL as the reference input.
7. Record the result in the test record.

8. Set the **BLACK 1** output of the SPG8000A under test to 1080 59.94i as follows:
   
a. Press the **BLACK** button until you see **BLACK 1-3 : HD TRI-LEVEL SYNC RATE** on the menu.
   
b. Press the right (▶) arrow button to select **Non-Integer**, and then press the **ENTER** button.
   
c. Press the **BLACK** button until you see **BLACK 1** on the menu
   
d. Press the left (◄) arrow button until **1080 59.94i** appears, and then press the **ENTER** button.

9. Check that the video monitor shows a 1080 59.94i signal on the reference input.

10. Record the result in the test record.

11. Set the **BLACK 1** output of the SPG8000A under test to 1080 60i as follows:
   
a. Press the **BLACK** button until you see **BLACK 1-3 : HD TRI-LEVEL SYNC RATE** on the menu.
   
b. Press the right (▶) arrow button to select **Integer**, and then press the **ENTER** button.
   
c. Press the **BLACK** button until you see **BLACK 1** on the menu
   
d. Press the left (◄) arrow button until **1080 60i** appears, and then press the **ENTER** button.

12. Check that the video monitor shows a 1080 60i signal on the reference input.

13. Record the result in the test record.

14. Disconnect the cable from the **BLACK 1** connector of the SPG8000A under test and connect it to the **BLACK 2** connector of the SPG8000A under test.

15. Repeat steps 5 through 13 for the **BLACK 2** output.

16. Disconnect the cable from the **BLACK 2** connector of the SPG8000A under test and connect it to the **BLACK 3** connector of the SPG8000A under test.

17. Repeat steps 5 through 13 for the **BLACK 3** output.
Black output bit integrity test

Perform the following test to insure that all the bits in the black generators are working correctly. This test should be performed in factory mode. (See Set the SPG8000A to Factory Mode on page 31.)

1. Connect a cable from the **BLACK 1** output of the SPG8000A under test to the CMPST A input on the video monitor, and terminate the loopthrough with a 75 Ω terminator.

![Waveform Monitor (rear panel)](image)

**Figure 7: Setup for black output bit integrity test**

2. Activate the waveform monitor composite input.
3. Press the **BLACK** button on the SPG8000A until you see **BLACK 1 : FORMAT**.
4. Use the left (◄) or right (►) arrow button to select **NTSC**.
5. Press the **ENTER** button.
6. Use the up (▲) arrow button to select **CALIBRATION**.
7. Press the **ENTER** button to select **Amplitude Calibration**.

**NOTE.** Write down the calibration setting (AMPL. DAC number) in case you need to restore it later.

8. Press the right (►) arrow until you see the **Ramp HPF** ramp signal.
9. Look at the three ramps on the waveform monitor display. The larger of the two ramps should each have 16 equal steps.

**NOTE.** View the waveform display in full screen mode for easiest viewing.

10. Use the Gain function on the waveform monitor to expand the signal to 10X.
11. Now check that the shallowest ramp has 16 equal steps.
12. Record Pass or Fail in the test record.
13. Check that the RAMP HPF calibration setting has not changed. If it has, then restore the original value.
14. Press the **BACK** button to exit the Calibration menu.
15. Repeat this procedure for the Black 2 and Black 3 outputs of the SPG8000A.
Perform this procedure to check that Black signal output amplitude and offset for SD signals are adjusted to within specification. This test should be performed in factory mode. (See *Set the SPG8000A to Factory Mode* on page 31.)

1. Connect the BNC-to-Banana-plug adapter to the voltmeter.
2. Connect the BNC T to the adapter.
3. Connect a 75 Ω precision terminator to one end of the BNC T connector.
4. Connect a 75 Ω BNC cable to the other end of the BNC T connector.
5. Connect the other end of the cable to the **BLACK 1** output on the SPG8000A.

6. Set the Black 1, Black 2, and Black 3 signals to NTSC as follows:
   a. Press the **BLACK** button on the SPG8000A until you see **BLACK 1: FORMAT** on the menu.
   b. Use the left (◄) or right (►) arrow button to select **NTSC**.
   c. Press the **ENTER** button.
   d. Repeat the previous substeps for the **BLACK 2** and **BLACK 3** outputs.
7. Press the **BLACK** button until you see **BLACK 1** on the menu.
8. Use the up (▲) arrow button to select **CALIBRATION**.
9. Press the **ENTER** button to select **Amplitude Calibration**.

**NOTE.** Write down the calibration setting (AMPL. DAC number) in case you need to restore it later.

10. Check that the calibration mode signal is 0 V on the SPG8000A display. This value is displayed in parentheses after the AMPL. DAC number.
11. Record the voltmeter reading in the test record. This is the offset value.
12. Use the right (►) arrow to select the 700 mV level.
13. Record the value in the test record.
14. Calculate the difference between the 700 mV and 0 mV signal levels and record this in the test record.
15. Check that the calibration setting has not changed. If it has, then restore the original value.
16. Press the BACK button to exit the calibration menu for the Black 1 signal.
17. Repeat step 7 through 16 for Black 2 and Black 3.

Trilevel sync output test (HD)

Perform this procedure to check that Black 1 through 3 output amplitude and offset for HD Trilevel sync signals are adjusted to within specification. This test should be performed in factory mode. (See Set the SPG8000A to Factory Mode on page 31.)

1. Connect the BLACK 1 output of the SPG8000A to the oscilloscope and terminate the input with a 75 Ω feedthrough terminator.

NOTE. Make sure that the oscilloscope input is set to 1 MΩ mode if you are using the feedthrough terminator.

2. Select the 1080 59.94i HD sync signal for Black 1, Black 2, and Black 3 outputs on the SPG8000A as follows:
   a. Press the BLACK button until you see BLACK 1-3 : HD TRI-LEVEL SYNC RATE in the menu.
   b. Press the left (◄) arrow button to select Non-Integer, and press the ENTER button.
   c. Press the BLACK button until you see BLACK 1 : FORMAT.
   d. Press the left (◄) or right (►) arrow button to select 1080 59.94i, and then press ENTER.
   e. Repeat the previous substeps for the BLACK 2 and BLACK 3 outputs.

3. Set the oscilloscope settings as follows:

<table>
<thead>
<tr>
<th>Control</th>
<th>Setting</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vertical</td>
<td>100 mV/div</td>
</tr>
<tr>
<td>Vertical offset</td>
<td>0 V</td>
</tr>
<tr>
<td>Horizontal</td>
<td>500 ns/div</td>
</tr>
<tr>
<td>Control</td>
<td>Setting</td>
</tr>
<tr>
<td>------------------</td>
<td>---------</td>
</tr>
<tr>
<td>Horizontal position</td>
<td>Center</td>
</tr>
<tr>
<td>Input</td>
<td>CH1</td>
</tr>
<tr>
<td>Trigger</td>
<td>CH1</td>
</tr>
<tr>
<td>Trigger level</td>
<td>–150 mV</td>
</tr>
<tr>
<td>Trig position</td>
<td>50%</td>
</tr>
<tr>
<td>Trig slope</td>
<td>Rising Edge</td>
</tr>
<tr>
<td>Acquire mode</td>
<td>Sample</td>
</tr>
</tbody>
</table>

4. Verify that the blanking level is within the range of +50 mV to –50 mV.
5. Record the measured value in the test record for Blanking Level.
6. Change the oscilloscope vertical scale to 10 mV/div.
7. Align the blanking level with the center graticule line on the oscilloscope.
8. Change the oscilloscope vertical offset to 300 mV.
9. Verify that the high level of the signal (sync amplitude plus) is within the range of +0.6 div to –0.6 div to the center graticule (except for ringing of the rising edge).
10. Record the measured value in the test record for Sync amplitude plus.
11. Change the oscilloscope vertical offset to –300 mV.
12. Verify that the low level of the signal (sync amplitude minus) is within the range of +0.6 div to –0.6 div to the center graticule (except for ringing of the falling edge).
13. Record the measured value in the test record for Sync amplitude minus.
14. Set the vertical offset to 0 V and change the vertical gain to 100 mV/div.
15. Repeat steps 4 through 13 for the Black 2 and Black 3 outputs, making sure to move the cable to the connector of the output you are testing.

**Black output rise and fall time test**

Perform this procedure to check that the Black output rise and fall time meet specifications.

Use the same setup as the previous test. (See Figure 9: Setup for trilevel sync output test and black output rise and fall time test on page 58.)

1. Connect the BLACK 1 output of the SPG8000A to the oscilloscope and terminate the input with a 75 Ω feedthrough terminator.

   **NOTE.** Make sure that the oscilloscope input is set to 1 MΩ mode if you are using the feedthrough terminator.

2. Press the BLACK button until you see the BLACK 1 : FORMAT menu.
3. Use the left (◄) or right (►) arrow button to select NTSC.
4. Press the ENTER button.
5. Press the BLACK button until you see **BLACK 1-3 : HD TRI-LEVEL SYNC RATE** in the menu.

6. Press the left (◄) arrow button to select **Integer**, and press the ENTER button.

7. On the oscilloscope, set the trigger slope to negative and then measure the 10 % to 90 % fall time of the falling sync edge.

8. Record the result in the test record.

9. Press the BLACK button until you can see the **BLACK 1 : FORMAT** menu.

10. Use the right (►) arrow to select a **1080 60i** signal format.

11. Press the ENTER button.

12. On the oscilloscope, set the trigger slope to positive and then measure the 10% to 90% rise time of the rising edge in the middle of the Tri-level Sync.

13. Record the result in the test record.

14. Repeat the above steps for the Black 2 and Black 3 outputs, skipping steps 5 and 6.

### Sine amplitude test

Perform this procedure to check the sine amplitude.

1. Connect the **BLACK 3** output on the SPG8000A to the oscilloscope, and terminate the input with a 75 Ω feed-through terminator.

2. Press the BLACK button until **BLACK 3 : FORMAT** appears.

3. Use the left (◄) arrow button to select **CW 10 MHz**.

4. Press the ENTER button.

5. Measure the amplitude of the sine wave on the oscilloscope.

6. Record the result in the test record.

![Figure 10: Setup for sine amplitude test](image-url)
**LTC level test**

Perform this test to check the LTC levels are within limits. This test should be performed in factory mode. (See *Set the SPG8000A to Factory Mode* on page 31.)

1. Create an LTC load with voltmeter access by soldering a 600 Ω resistor to pins 2 and 3 of the female XLR connector.

2. Connect the LTC load with voltmeter access to the LTC 1 connector on the LTC/GPIO breakout adapter cable.

3. Connect the LTC/GPIO adapter cable to the DSUB connector on the rear of the module.

4. Connect a BNC-to-test clip adapter to the voltmeter using a BNC-to-Banana adapter and BNC cable.

5. Attach the clips to either side of the 600 Ω resistor.

![Setup for LTC level test](image)

6. Press the **LTC** button to select **LTC 1**.

7. Press the right (►) or left (◄) arrow button to view **Output (if allowed)** on the menu.

8. Press the **ENTER** button.

9. Press the down arrow button to select **LTC 1 : SOURCE**.

10. Press the right (►) arrow button to select **Program Time**, and then press the **ENTER** button.

11. Use the up (▲) arrow button to select **CALIBRATION**.
12. Use the left (◄) arrow button to select **Set maximum positive voltage**.
13. Press the **ENTER** button.
14. Record the voltage result in the test record.
15. Use the left (◄) arrow button to select **Set maximum negative voltage**.
16. Press the **ENTER** button.
17. Record the voltage result in the test record.
18. Solve for the difference between the two voltages you recorded to get the p-p voltage.
19. Record the result in the test record.
20. Repeat this procedure for LTC 2, LTC 3, and LTC 4, skipping steps 7 and 8.

**GPI output functional test**

This procedure checks that the GPI output is functioning properly.

1. Use a 75 Ω cable to connect the **BLACK 1** output of the reference unit to the **REF** input connector of the SPG8000A under test, and terminate the reference **LOOP** connector.
2. Set the **BLACK 1** output of the reference unit to NTSC as follows:
   a. Press the **MODULE** button to select the GPS7 module.
   b. Press the down (▼) arrow button until **SELECT OUTPUT** appears in the menu.
   c. Use the left (◄) or right (►) arrow button until **BLACK 1** appears in the menu, and then press the **ENTER** button.
   d. You should see **SELECT FORMAT** in the menu. If you do not, press the down (▼) arrow button until it appears.
   e. You should see **NTSC** on the menu. If you do not, press the left (◄) or right (►) arrow button until **NTSC** appears, and then press the **ENTER** button.
   f. You should see **Black Burst** on the menu. If you do not, press the left (◄) or right (►) arrow button until **Black Burst** appears, and then press the **ENTER** button.
3. Set the **REF** input of the SPG8000A under test to NTSC as follows:
   a. Press the **REF** button on the SPG8000A.
   b. Press the up (▲) arrow button until you see **SOURCE**.
   c. Use the left (◄) or right (►) arrow button to select **NTSC Burst**.
   d. Press the **ENTER** button.
   e. Check that the **EXT** indicator light on the front panel is green and stable.
4. Connect the **GPI/LTC** connector of the SPG8000A to the voltmeter as follows:

a. Connect the BNC-to-Banana-plug adapter to the voltmeter.

b. Connect the LTC/GPIO breakout adapter cable to the **GPI/LTC** DSUB on the back of the SPG8000A.

c. Connect the GPI 1 connector on the breakout cable to the BNC-to-Banana-plug adapter.

![Diagram showing setup for GPI output test](image)

**Figure 12: Setup for GPI output test**

5. Configure the GPI 1 output to be asserted on unlock as follows:

a. Press the **SYSTEM** button on the SPG8000A under test.

b. Use the down (▼) arrow button to select **GPI**, and then press the **ENTER** button.

c. Use the down (▼) arrow button to select **GPI : OUTPUT 1**, and then press the **ENTER** button.
d. Use the down (▼) arrow button to select LOCK ERROR.

e. Press the right (►) arrow button to select Enable, and then press the ENTER button.

6. Check that the voltage on the GPI 1 output measures between 4.5 V and 5.5 V.

7. Record the result in the test record.

8. Disconnect the reference input to the SPG8000A under test. After 15 seconds, check that the GPI 1 output is below 0.5 V.

9. Record the result in the test record.

10. Reconnect the cable from the reference unit to the reference input on the SPG8000A under test.

11. Repeat steps 5 through 10 for the GPI 2 output.

GPI input functional test

This procedure checks that the GPI input is functioning correctly. If you have just completed the previous test, do the following:

1. Configure the GPI input of the SPG8000A to reset the program time:
   a. Press the SYSTEM button.
   b. Use the down (▼) arrow button to select GPI, and then press the ENTER button.
   c. Use the down (▼) arrow button until you see INPUT TRIGGER.
   d. Press the right (►) arrow button until you see Reset Program Time, and then press the ENTER button.

2. Check that the reference source is set to Internal as follows:
   a. Press the REF button.
   b. Use the right (►) or left (◄) arrow button to view Internal.
   c. Press the ENTER button.

3. Press the STATUS button.

4. Press the down (▼) arrow button to select TIME : Internal.

5. Press the right (►) arrow button to view the Program Time, and then record the value.

6. Attach a 75 Ω terminator to the GPI input for 2 seconds, and then remove it.

7. Look at the program time now and compare it to the program time you wrote down before. The time on the display should have reset to the default start time of 00:00:00:00 and now be counting again.
8. Record Pass or Fail in the test record.

![Figure 13: Setup for GPI input functional test](image)

GPI input recall test

Perform this procedure to insure that the GPI inputs can trigger a preset restore on presets 1 to 7. If you have just completed the previous test, do the following. This test should be performed in factory mode. (See Set the SPG8000A to Factory Mode on page 31.)

1. On the 15-pin header, solder a three inch wire to each of the following pins: 3, 4, and 11.

2. Connect the 15-pin header to the GPI/LTC connector on the rear of the SPG8000A.

3. Press the SYSTEM button.

4. Touch the wire from pin 4 to the chassis of the SPG8000A.

5. Check that the display on the SPG8000A shows + Factory Check: Preset-1 +.

6. Record Pass or Fail for GPI recall of Bit 1 in the test record.

7. Touch the wire from pin 11 to the chassis of the SPG8000A.

8. Check that the display on the SPG8000A shows + Factory Check: Preset-2 +.

9. Record Pass or Fail for GPI recall of Bit 2 in the test record.

10. Touch the wire from pin 3 to the chassis of the SPG8000A.
11. Check that the display on the SPG8000A shows + Factory Check: Preset-4 +.

12. Record Pass or Fail for GPI recall of Bit 3 in the test record.

Perform the following procedure to verify that 48 kHz clock signal is output correctly from the 48 kHz WORD CLK connector: This test is divided into two sections: the first section tests the output at 2.5 V, and the second section tests the output at 1 V AC. The following equipment is required for this test:

- Oscilloscope
- 75 Ω BNC cable
- 75 Ω feed-through terminator

2.5 V DC coupled into 75 Ω.

1. On the SPG8000A, set the Word Clock output to 5 V (DC):
   a. Press the AES button.
   b. Press the up (▲) arrow button until you see AES WORD CLOCK OUTPUT.
   c. Press the right (►) arrow button until you see 5 Volt (DC), and then press the ENTER button.

2. Use the 75 Ω BNC cable and the 75 Ω feed-through terminator to connect the 48 kHz WORD CLK connector to the oscilloscope CH1 input as shown in the following figure.

3. Set the oscilloscope settings as follows:

<table>
<thead>
<tr>
<th>Control</th>
<th>Setting</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vertical</td>
<td>500 mV/div</td>
</tr>
<tr>
<td>Horizontal</td>
<td>10 μs/div</td>
</tr>
<tr>
<td>Record Length</td>
<td>1000</td>
</tr>
<tr>
<td>Acquire menu</td>
<td>Sample</td>
</tr>
</tbody>
</table>
4. Measure the low and high levels and record the results in the test record.

**1 V AC coupled into 75 Ω**

1. On the SPG8000A, set the Word Clock output to 1 V (AC):
   a. Press the AES button.
   b. Press the up (▲) arrow button until you see AES WORD CLOCK OUTPUT.
   c. Press the right (►) arrow button until you see 1 Volt (AC), and then press the ENTER button.

2. Set the oscilloscope settings as follows:

<table>
<thead>
<tr>
<th>Control</th>
<th>Setting</th>
</tr>
</thead>
<tbody>
<tr>
<td>Trigger position</td>
<td>50%</td>
</tr>
<tr>
<td>Trigger slope</td>
<td>Rising Edge</td>
</tr>
<tr>
<td>Trigger level</td>
<td>+0.5 V</td>
</tr>
<tr>
<td>Input impedance</td>
<td>1 MΩ</td>
</tr>
<tr>
<td>Measure</td>
<td>Amplitude</td>
</tr>
</tbody>
</table>

3. Measure the level and record the result in the test record.
Option AG performance verification

The following procedure verifies the functionality of the Option AG serial digital audio and silence outputs.

**NOTE.** The procedure in this section only applies to SPG8000A units with Option AG installed.

Required equipment

The following table lists the required equipment for the following procedure.

<table>
<thead>
<tr>
<th>Table 16: Required equipment for Option AG performance verification</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Item</strong></td>
</tr>
<tr>
<td>Digital Audio Monitor</td>
</tr>
<tr>
<td>Oscilloscope</td>
</tr>
<tr>
<td>75 Ω BNC cable</td>
</tr>
<tr>
<td>75 Ω feed-through terminator</td>
</tr>
</tbody>
</table>
Test record Photocopy this table and use it to record the performance test results.

Table 17: SPG8000A Option AG test record

<table>
<thead>
<tr>
<th>Performance test</th>
<th>Minimum</th>
<th>Measured</th>
<th>Maximum</th>
<th>Value</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>AES/EBU Serial Digital Audio Output Signal Amplitude</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1+2</td>
<td>900 mV</td>
<td>1100 mV</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3+4</td>
<td>900 mV</td>
<td>1100 mV</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5+6</td>
<td>900 mV</td>
<td>1100 mV</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7+8</td>
<td>900 mV</td>
<td>1100 mV</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DARS Output Level</td>
<td>900 mV</td>
<td>1100 mV</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

AES/EBU Bar Graph Levels

<p>| | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1+2</td>
<td>–20 dBfs</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3+4</td>
<td>–20 dBfs</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5+6</td>
<td>–20 dBfs</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7+8</td>
<td>–20 dBfs</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DARS Bar Graph Level</td>
<td></td>
<td>Pass</td>
<td>Fail</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Procedures Be sure you have performed the performance verification preparation before proceeding. (See Performance verification on page 31.)

You can perform performance verification procedures individually, if desired.

AES-EBU serial digital audio output level test Perform the following procedure to verify that serial digital audio signals are output correctly from the 1+2, 3+4, 5+6, 7+8, and DARS connectors. The procedure is divided into two sections: the first checks the AES output signal amplitude levels using an oscilloscope, and the second checks the AES bar level outputs using a digital audio monitor.
AES/EBU output signal amplitude level.

1. Use the 75 Ω BNC cable and the 75 Ω feed-through terminator to connect the AES 1+2 connector on the SPG8000A to the oscilloscope CH1 input as shown in the following figure.

2. Set the oscilloscope settings as follows:

<table>
<thead>
<tr>
<th>Control</th>
<th>Setting</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vertical</td>
<td>200 mV/div</td>
</tr>
<tr>
<td>Horizontal</td>
<td>100 ns/div</td>
</tr>
<tr>
<td>Acquire</td>
<td>Sample</td>
</tr>
<tr>
<td>Trigger position</td>
<td>50%</td>
</tr>
<tr>
<td>Trigger slope</td>
<td>Rising Edge</td>
</tr>
<tr>
<td>Input impedance</td>
<td>1 MΩ</td>
</tr>
<tr>
<td>Measure</td>
<td>Amplitude</td>
</tr>
</tbody>
</table>

3. Load the factory default preset. (See Load the factory preset on page 32.)

4. Use the oscilloscope to measure that the signal amplitude is within the range of 900 mV to 1100 mV for the AES 1+2 channel.

5. Record the measured value for AES 1+2 in the test record.

6. Use the oscilloscope to measure that the signal amplitude is within the range of 900 mV to 1100 mV for the remaining AES channels as follows:
   - Change the BNC cable connection from the AES 1+2 connector to the AES 3+4 connector and record the measured value for AES 3+4 in the test record.
   - Change the BNC cable connection from the AES 3+4 connector to the AES 5+6 connector and record the measured value for AES 5+6 in the test record.
   - Change the BNC cable connection from the AES 5+6 connector to the AES 7+8 connector and record the measured value for AES 7+8 in the test record.
Change the BNC cable connection from the AES 7+8 connector to the DARS connector and record the measured value for DARS in the test record.

7. Change the BNC cable connection from the DARS connector to the AES 1+2 connector.
AES/EBU bar graph levels.

1. Disconnect the BNC cable and the 75 Ω terminator from the oscilloscope CH1 input connector, and then connect the BNC cable to the A IN 1,2 BNC connector on the digital audio monitor rear panel as shown in the following figure.

Figure 16: Audio monitor setup for serial digital audio outputs test

2. Check that no CRC errors are displayed on Channel 1 and Channel 2 of the digital audio monitor.

3. Verify that the digital audio monitor bar graphs show both Channel 1 and Channel 2 at –20 dBfs.

4. Record the measured value for 1+2 in the AES/EBU bar graph levels section of the test record.

5. Use the digital audio monitor to verify that the bar graphs show each channel at –20 dBfs for the remaining AES channels as follows:
   - On the SPG8000A, change the BNC cable connection from the AES 1+2 connector to the AES 3+4 connector and record the measured value for AES 3+4 in the test record.
   - On the SPG8000A, change the BNC cable connection from the AES 3+4 connector to the AES 5+6 connector and record the measured value for AES 5+6 in the test record.
   - On the SPG8000A, change the BNC cable connection from the AES 5+6 connector to the AES 7+8 connector and record the measured value for AES 7+8 in the test record.

6. Change the BNC cable connection from the AES 7+8 connector to the DARS connector and verify that MUTE is displayed and that the bar levels are at the bottom of the bar graph.

7. Record Pass or Fail in the DARS bar graph level section of the test record.
Option BG performance verification

The following procedures verify the functionality of the Option BG black generator outputs.

**NOTE. All of the procedures in this section only apply to SPG8000A units with Option BG installed.**

### Required equipment

The following table lists the required equipment for the following procedures.

**Table 18: Required equipment for Option BG performance verification**

<table>
<thead>
<tr>
<th>Item</th>
<th>Qty.</th>
<th>Minimum requirement</th>
<th>Recommended equipment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Oscilloscope</td>
<td>1</td>
<td>Bandwidth: 200 MHz or higher</td>
<td>Tektronix TDS540D or TDS3054</td>
</tr>
<tr>
<td>Digital voltmeter</td>
<td>1</td>
<td>??</td>
<td>??</td>
</tr>
<tr>
<td>75 Ω BNC cable</td>
<td>1</td>
<td>Length: 42 inches</td>
<td>Tektronix part number 012-0074-00 or MarkerTek 1694-B-B-3</td>
</tr>
<tr>
<td>BNC T connector</td>
<td>1</td>
<td>Used to measure voltage on Black amplitude and offset test (SD)</td>
<td></td>
</tr>
<tr>
<td>BNC female-to-dual-banana-plug adapter</td>
<td>1</td>
<td></td>
<td>Pomona model 1269</td>
</tr>
<tr>
<td>75 Ω feed-through terminator</td>
<td>1</td>
<td></td>
<td>Tektronix part number 011-0055-02</td>
</tr>
<tr>
<td>75 Ω precision terminator</td>
<td>1</td>
<td></td>
<td>Tektronix part number 011-0102-03</td>
</tr>
</tbody>
</table>
### Test record

Photocopy this table and use it to record the performance test results.

#### Table 19: SPG8000A Option BG test record

<table>
<thead>
<tr>
<th>Performance test</th>
<th>Minimum</th>
<th>Measured</th>
<th>Maximum</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Tri-Level Sync Output</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Blanking Level</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BLACK 4</td>
<td>–50 mV</td>
<td>+50 mV</td>
<td></td>
</tr>
<tr>
<td>BLACK 5</td>
<td>–50 mV</td>
<td>+50 mV</td>
<td></td>
</tr>
<tr>
<td>Sync Amplitude plus</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BLACK 4</td>
<td>294.0 mV</td>
<td>306.0 mV</td>
<td></td>
</tr>
<tr>
<td>BLACK 5</td>
<td>294.0 mV</td>
<td>306.0 mV</td>
<td></td>
</tr>
<tr>
<td>Sync Amplitude minus</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BLACK 4</td>
<td>294.0 mV</td>
<td>306.0 mV</td>
<td></td>
</tr>
<tr>
<td>BLACK 5</td>
<td>294.0 mV</td>
<td>306.0 mV</td>
<td></td>
</tr>
<tr>
<td><strong>Black Output and Offset (SD)</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Sync Amplitude</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BLACK 4</td>
<td>0 mV (offset)</td>
<td>–40 mV</td>
<td>+40 mV</td>
</tr>
<tr>
<td></td>
<td>700 mV</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Amplitude (difference)</td>
<td>693.0 mV</td>
<td>707.0 mV</td>
</tr>
<tr>
<td>BLACK 5</td>
<td>0 mV (offset)</td>
<td>–40 mV</td>
<td>+40 mV</td>
</tr>
<tr>
<td></td>
<td>700 mV</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Amplitude (difference)</td>
<td>693.0 mV</td>
<td>707.0 mV</td>
</tr>
<tr>
<td><strong>Composite Output</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

---

Performance verification
### Procedures

The following procedure checks that the Option BG outputs are operating correctly. Be sure you have performed the performance verification preparation before proceeding. (See *Performance verification* on page 31.)

### Trilevel sync outputs test

Perform the following procedure to verify the blanking level and sync amplitude of trilevel sync signals. The following equipment is required for the test:

- Oscilloscope
- 75 Ω BNC cable
- 75 Ω feed-through terminator

![Table of test results](image)
1. Use the 75 Ω BNC cable and the 75 Ω feed-through terminator to connect the BLACK 4 connector on the SPG8000A to the oscilloscope CH1 input as shown in the following figure.

![Figure 17: Setup for tri-level sync and black (PAL) output tests](image)

2. Load the factory default preset. (See Load the factory preset on page 32.)

3. Select the **1080 59.94i** HD sync signal for BLACK 4 output on the SPG8000A as follows:
   a. Press the **BLACK** button until you see **BLACK 4 : FORMAT**.
   b. Press the left (◄) or right (►) arrow button to select **1080 59.94i**, and then press **ENTER**.
   c. Repeat this step for the **BLACK 5** output.

4. Set the oscilloscope settings as follows:

<table>
<thead>
<tr>
<th>Control</th>
<th>Setting</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vertical</td>
<td>50 mV/div</td>
</tr>
<tr>
<td>Vertical offset</td>
<td>0 V</td>
</tr>
<tr>
<td>Horizontal</td>
<td>500 ns/div</td>
</tr>
<tr>
<td>Horizontal position</td>
<td>Center</td>
</tr>
<tr>
<td>Trig position</td>
<td>50%</td>
</tr>
<tr>
<td>Trig level</td>
<td>–150 mV</td>
</tr>
<tr>
<td>Trig slope</td>
<td>Rising Edge</td>
</tr>
<tr>
<td>Acquire menu</td>
<td>Sample</td>
</tr>
</tbody>
</table>

5. Verify that the blanking level is within the range of +50 mV to –50 mV.

6. Record the measured value in the test record for **Tri-level Sync Output Blanking Level**.

7. Change the oscilloscope vertical scale to 10 mV/div.

8. Align the blanking level with the center graticule line on the oscilloscope.

9. Change the oscilloscope vertical offset to 300 mV.
10. Verify that the high level of the signal (sync amplitude plus) is within the range of +0.6 div to –0.6 div to the center graticule (except for ringing of the rising edge).

11. Record the measured value in the test record for *Sync Amplitude plus*.

12. Change the oscilloscope vertical offset to –300 mV.

13. Verify that the low level of the signal (sync amplitude minus) is within the range of +0.6 div to –0.6 div to the center graticule (except for ringing of the falling edge).

14. Record the measured value in the test record for *Sync Amplitude minus*.

15. Set the vertical offset to 0 V and change the vertical gain to 50 mV/div.

16. Change the BNC cable connection from the **BLACK 5** connector to the **BLACK 4** connector on the SPG8000A and repeat steps 5 through 14.

**Black output and offset test (SD)**

Perform this procedure to check that Black signal output amplitude and offset for SD signals are adjusted to within specification. This test should be performed in factory mode. (See *Set the SPG8000A to Factory Mode* on page 31.)

1. Connect the BNC-to-Banana-plug adapter to the voltmeter.

2. Connect the BNC T to the adapter.

3. Connect a 75 Ω precision terminator to one end of the BNC T connector.

4. Connect a 75 Ω BNC cable to the other end of the BNC T connector.

5. Connect the other end of the cable to the **BLACK 4** output on the SPG8000A.

6. Set the Black 4 and Black 5 signals to NTSC as follows:
   a. Press the **BLACK** button on the SPG8000A until you see **BLACK 4 : FORMAT** on the menu.
   b. Use the left (◀) or right (▶) arrow button to select **NTSC**.
   c. Press the **ENTER** button.
   d. Repeat the previous substeps for the **BLACK 5** output.

7. Press the **BLACK** button until you see **BLACK 4** on the menu.
8. Use the up (▲) arrow button to select **CALIBRATION**.

9. Use the right (►) arrow button to select **DAC Offset (0 V DC)**.

10. Press the **ENTER** button.

11. Record the voltmeter reading in the test record. This is the offset value.

12. Use the right (►) arrow to select **DAC Gain (700 mV DC)**.

13. Press the **ENTER** button.

14. Record the value in the test record.

15. Calculate the difference between the 700 mV and 0 mV signal levels and record this in the test record.

16. Repeat steps 7 through 15 for Black 5.

**Composite offset and gain test**

Perform this procedure to check that Composite signal output offset and gain for SD signals are adjusted to within specification. This test should be performed in factory mode. (See **Set the SPG8000A to Factory Mode** on page 31.)

1. Connect the BNC-to-Banana-plug adapter to the voltmeter.

2. Connect the BNC T to the adapter.

3. Connect a 75 Ω precision terminator to one end of the BNC T connector.

4. Connect a 75 Ω BNC cable to the other end of the BNC T connector.

5. Connect the other end of the cable to the **CMPST 1** output on the SPG8000A.

**Figure 19: Setup for Composite offset and gain test**

6. Set the CMPST 1 and CMPST 2 signals to NTSC as follows:
   a. Press the **CMPST** button on the SPG8000A until you see **CMPST 1 : FORMAT** on the menu.
   b. Use the left (◄) or right (►) arrow button to select **NTSC**.
   c. Press the **ENTER** button.
   d. Repeat the previous substeps for the **CMPST 2** output.

7. Press the **CMPST** button until you see **CMPST 1** on the menu.

8. Use the up (▲) arrow button to select **CALIBRATION**.
9. Use the right ( ► ) arrow button to select DAC Offset (0 V DC).
10. Press the ENTER button.
11. Record the voltmeter reading in the test record. This is the offset value.
12. Use the right ( ► ) arrow to select DAC Gain (700 mV DC).
13. Press the ENTER button.
14. Record the value in the test record.
15. Calculate the difference between the 700 mV and 0 mV signal levels and record this in the test record.
16. Repeat steps 7 through 15 for CMPST 2.

This test verifies the luminance and chrominance gain match of the color bars signal. The following equipment is required for this test:
- Oscilloscope
- 75 Ω BNC cable
- 75 Ω feed-through terminator

1. Use the 75 Ω BNC cable to connect the CMPST 1 connector on the SPG8000A to the CH 1 of the oscilloscope, as shown.
2. Connect the 75 Ω feed-through terminator to the loopthrough on the oscilloscope.

3. Select PAL 75% Bars 100% white signal for CMPST 1 and CMPST 2 as follows:
   a. Press the CMPST button until you see CMPST 1 : FORMAT in the menu.
   b. Press the right ( ► ) arrow button to select PAL, and then press the ENTER button.
   c. Press the down ( ▼ ) arrow button to view the CMPST 1 : TEST SIGNAL menu.
d. Press the right (►) arrow button to select 75% Color Bar 100% White, and then press ENTER button.

e. Press the CMPST button until you see CMPST 2 : FORMAT in the menu.

f. Press the right (►) arrow button to select PAL, and then press the ENTER button.

g. Press the down (▼) arrow button to view the CMPST 2 : TEST SIGNAL menu.

h. Press the right (►) arrow button to select 75% Color Bar 100% White, and then press ENTER button.

4. To compare the tops of the white bar and the second (cyan) chroma packet to verify luma to chroma match, start by setting the oscilloscope settings as follows:

<table>
<thead>
<tr>
<th>Control</th>
<th>Setting</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vertical</td>
<td>10 mV/div</td>
</tr>
<tr>
<td>Vertical offset</td>
<td>0.7 V</td>
</tr>
<tr>
<td>Trig position</td>
<td>10%</td>
</tr>
<tr>
<td>Trig type</td>
<td>Edge rising</td>
</tr>
<tr>
<td>Trig level</td>
<td>0.6 V</td>
</tr>
<tr>
<td>Record length</td>
<td>50,000</td>
</tr>
<tr>
<td>Time per div</td>
<td>2.5 μs</td>
</tr>
<tr>
<td>Trig hold-off</td>
<td>50 μs</td>
</tr>
</tbody>
</table>

5. Turn on voltage cursors and measure the difference between the top of the white bar and the Cyan bar.

6. Record the difference in the test record for Luma to Cyan bar match.

7. Change the BNC cable connection from the CMPST 1 connector on the SPG8000A to the CMPST 2 connector on the SPG8000A and repeat steps 5 through 6.
Option GPS performance verification

The following procedures verify the functionality of the Option GPS Synchronization connectors.

**NOTE.** All of the procedures in this section only apply to SPG8000A units with Option GPS installed.

**Required equipment**

The following table lists the required equipment for the following procedure.

**Table 20: Required equipment for Option GPS performance verification**

<table>
<thead>
<tr>
<th>Item</th>
<th>Qty.</th>
<th>Minimum requirements</th>
<th>Recommended equipment</th>
</tr>
</thead>
<tbody>
<tr>
<td>GPS or GLONASS antenna feed with good signal level</td>
<td>1</td>
<td>Less than 5 dB attenuation since last amplifier</td>
<td>If a GPS or GLONASS antenna feed is not available, use the following equipment (or equivalent) to create a GPS signal source.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>■ Trimble Bullet III: 5 V, 35 dB gain, antenna with F-connector</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>■ Cable: up to 200 ft Belden 1694A, with F connector on one end and a BNC on the other</td>
</tr>
<tr>
<td>NTSC Black sync source that is locked to GPS or GLONASS</td>
<td>1</td>
<td>NTSC signal with phase within 150 ns of the TAI epoch timing</td>
<td>GPS7 module in a TG8000 or equivalent</td>
</tr>
<tr>
<td>6, 10, and 20 dB antenna pads</td>
<td>variable</td>
<td>Use several pads that allow similar ranges</td>
<td>6 dB, Mini-circuits HAT-6-75 10 dB, Mini-circuits HAT-10-75 20 dB, Mini-circuits HAT-20-75</td>
</tr>
<tr>
<td>Waveform monitor</td>
<td>1</td>
<td></td>
<td>Tektronix WFM8300 or WFM7120 with Option CPS</td>
</tr>
<tr>
<td>Voltmeter</td>
<td>1</td>
<td></td>
<td>Fluke</td>
</tr>
<tr>
<td>LTC/GPIO breakout adapter cable</td>
<td>1</td>
<td></td>
<td>Tektronix part number 012-1717-00</td>
</tr>
<tr>
<td>600 Ω LTC load with meter access</td>
<td>1</td>
<td></td>
<td>Create this item by soldering a 600 Ω resistor to pins 2 and 3 of a female XLR</td>
</tr>
</tbody>
</table>

1. The type of GPS receiver in the reference system must match the type of GPS receiver in the DUT system.
<table>
<thead>
<tr>
<th>Item</th>
<th>Qty.</th>
<th>Minimum requirements</th>
<th>Recommended equipment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Antenna splitter</td>
<td>1</td>
<td>Use to drive one signal into two GPS7 inputs</td>
<td>Any 2:1 splitter with appropriate connector adapters or GPS Source S12S with (3) SMA to BNC adapters, Tyco part number 1058083-1 or ZFDC-10-5-S with 3 SMA to BNC adapters, Tyco part number 1058083-1</td>
</tr>
<tr>
<td>75 Ω, precision terminator</td>
<td>1</td>
<td></td>
<td>Tektronix part number 011-0102-03</td>
</tr>
<tr>
<td>75 Ω coaxial terminator</td>
<td>2</td>
<td></td>
<td>Tektronix part number 011-0163-00</td>
</tr>
<tr>
<td>BNC T</td>
<td>2</td>
<td></td>
<td>Tektronix part number 103-0030-00</td>
</tr>
<tr>
<td>BNC to Banana Plug adapter</td>
<td>1</td>
<td></td>
<td>Pomona model 1269</td>
</tr>
<tr>
<td>75 Ω BNC cable</td>
<td>4</td>
<td>3 ft long</td>
<td>Tektronix part number 012-0074-00 or MarkerTek 1894-B-B-3</td>
</tr>
</tbody>
</table>
**Table 21: SPG8000A Option GPS test record**

<table>
<thead>
<tr>
<th>Performance test</th>
<th>–Min</th>
<th>+Max</th>
<th>Measured</th>
<th>Value</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC antenna output power voltage</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 V</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3.3 V</td>
<td>3.3 V</td>
<td>4 V</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5 V</td>
<td>5 V</td>
<td>6 V</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Antenna current and fault thresholds</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Flashing green (open circuit)</td>
<td></td>
<td></td>
<td>Pass</td>
<td>Fail</td>
<td></td>
</tr>
<tr>
<td>Steady green (nominal load)</td>
<td></td>
<td></td>
<td>Pass</td>
<td>Fail</td>
<td></td>
</tr>
<tr>
<td>Voltage with nominal load</td>
<td>4.5 V</td>
<td>5 V</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Steady red (short circuit)</td>
<td></td>
<td></td>
<td>Pass</td>
<td>Fail</td>
<td></td>
</tr>
<tr>
<td>Lock to GPS or GLONASS signal from antenna</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Signal quality (reference unit)</td>
<td>40</td>
<td>80</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Difference in signal quality</td>
<td>≤ 20 units from reference unit value</td>
<td>≥ 20 units from reference unit value</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Frequence accuracy when locked to GPS or GLONASS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Vector phase change</td>
<td>– 38 °</td>
<td>+ 38 °</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Frame timing accuracy</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Timing</td>
<td>– 0.185 μs</td>
<td>+ 0.185 μs</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Internal frequency</td>
<td>– 2.5 e⁻⁶</td>
<td>+2.5 e⁻⁶</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Test record  Photocopy this table and use it to record the performance test results.
Procedures

Be sure to perform the Common Diagnostics Tests before proceeding. (See Diagnostics tests on page 32.) You can perform performance verification procedures individually, if needed.

Set to factory mode and load factory preset

1. Change the instrument to factory mode. (See Set the SPG8000A to Factory Mode on page 31.)

NOTE. Although not all of the following tests need to be performed in factory mode, they can be. If you are going to perform all of the procedures, or a particular set of procedures, start up the instrument in factory mode at the start of the first procedure.

Leave the instrument in factory mode until you are finished or the instructions say otherwise.

2. Load the factory default preset. (See Load the factory preset on page 32.)

DC antenna output power voltage test

Perform the following procedure to check that the DC antenna power output is in the proper voltage range.

1. Connect the BNC-to-Banana-plug adapter to the voltmeter.
2. Connect the BNC T to the adapter.
3. Connect a 75 Ω BNC cable to the other end of the BNC T connector.
4. Connect the other end of the cable to the GPS ANT input on the rear of the SPG8000A.

5. Measure the voltage and record the value in the test record.
6. Set the antenna voltage to 0 V as follows:
   a. Press the REF button.
   b. Use the up (▲) or down (▼) arrow button to select GPS ANTENNA POWER.
   c. Use the right (►) arrow button to select Off.
   d. Press the ENTER button.
7. Check that the voltmeter shows 0 V.
8. Record the result in the test record for the 0 V entry.
9. Set the antenna voltage to 3.3 V as follows:
   a. Use the right (▶) arrow button to select **3.3 Volt**.
   b. Press the **ENTER** button.
10. Check that the voltmeter shows between 3.3 V and 4 V.
11. Record the result in the test record for the 3.3 V entry.
12. Now set the antenna voltage to 5 V as follows:
   a. Use the right (▶) arrow button to select **5 Volt**.
   b. Press the **ENTER** button.
13. Check that the voltmeter shows between 5 V and 6 V.
14. Record the result in the test record for the 5 V entry.

### Antenna current and fault thresholds test

Perform the following procedure to check that the antenna current and fault thresholds are within limits.

1. Use the equipment connection from the previous test. (See Figure 21: Setup for DC antenna output power voltage test on page 84.)
2. Set the antenna voltage to 5 V, if it is not already, as follows:
   a. Press the **REF** button.
   b. Use the up (▲) or down (▼) arrow button to select **GPS ANTENNA POWER**.
   c. Use the right (▶) arrow button to select **5 Volt**.
   d. Press the **ENTER** button.
3. Check that the antenna power LED on the rear panel of the SPG8000A is flashing green. This indicates an open circuit.
4. Record Pass or Fail in the test record.
5. Apply a 75 Ω precision terminator to the BNC T connector.
6. Check that the voltage is between 4.5 V and 5 V.
7. Record the result in the test record.
8. Check that the antenna power LED on the SPG8000A rear panel is a steady green. This indicates a nominal load.
9. Record the Pass or Fail in the test record.
10. Remove the BNC-to-Banana adapter from the BNC T, and install a second BNC T and a precision terminator on the end of the cable to the antenna input. This will exceed the allowed current on the antenna.
11. Check that the antenna power LED on the SPG8000A rear panel is a steady red. This indicates a short circuit.

12. Record the result in the test record.
Perform the following procedure to check that the internal GPS system locks onto the minimum allowable signal. This test requires a reference GPS7 unit.

**CAUTION.** The GPS receiver in the SPG8000A can receive both GPS and GLONASS signals. For this test, be sure to use a GPS7 module that can receive both GPS and GLONASS signals.

In the following procedure, the type of GPS receiver in the reference system must match the type of GPS receiver in the DUT system. Earlier GPS7 modules can receive only GPS signals. Later Option GPS modules can receive both GPS and GLONASS signals.

1. Set the antenna power as needed by the antenna in the test system.
2. Connect an antenna splitter to the GPS or GLONASS input signal feed.
3. Connect one output of the splitter to the GPS or GLONASS antenna input of the reference unit and then power on the unit.
4. Connect the other output of the splitter to the **GPS ANT** input of the SPG8000A under test.

![Figure 22: Setup for the GPS or GLONASS signal lock from antenna test](image)
5. If necessary on the SPG8000A under test, set the GPS Constellation type to GPS & GLONASS:

**NOTE.** You need to perform the following step only if your Option GPS module can receive both GPS and GLONASS signals.

a. Press the REF button to access the REFERENCE menu.

b. Use the up (▲) or down (▼) arrow button to select GPS CONSTELLATION.

c. Use the left (◄) or right (►) arrow button to select GPS & GLONASS.

d. Press the ENTER button to make the selection.

6. If necessary on the reference system, set the GPS Constellation type to GPS & GLONASS:

**NOTE.** You need to perform the following step only if your Option GPS module can receive both GPS and GLONASS signals.

a. Press the MODULE button to navigate to the GPS7 module.

b. Use the up (▲) or down (▼) arrow button to select GPS SETUP.

c. Press the ENTER button.

d. Use the up (▲) or down (▼) arrow button to select GPS CONSTELLATION.

e. Use the left (◄) or right (►) arrow button to select GPS & GLONASS.

f. Press the ENTER button to make the selection.

7. Check the signal quality on the reference unit as follows:

a. Use the up (▲) or down (▼) arrow button to select STATUS from the GPS7 module menu.

b. Use the left (◄) or right (►) arrow button to select Signal Quality.

c. If the signal quality does not already show “Locked”, check that the signal quality changes from No Signal to Low Signal to Acquiring satellites to Adjusting phase to Locked.

**NOTE.** It is okay if some steps are skipped. Depending on the signal level, it may take from a few seconds to several minutes to leave the “No Signal” state.

8. Check the signal quality on the SPG8000A under test as follows:

a. Press the STATUS button.

b. Press the down (▼) arrow button until you see STATUS : GPS.
c. Use the left (◄) or right (►) arrow button to view the GPS SIGNAL QUALITY: 30.0 Sats: 4/4 readout. Check that the signal quality value is greater than 30 and that the number of satellites is above 4/4.

9. Add attenuating pads between the antenna and the splitter until the signal quality on the reference unit is in the 40 to 80 range.

10. Record the signal quality of the reference unit in the test record.

11. Check that the signal quality on the SPG8000A under test is within 20 counts of the reference unit.

12. Record the difference between the reference unit and the SPG8000A under test in the test record.

13. Remove the attenuators from the input to the splitter and reconnect the signal from the antenna. If possible, leave the antenna on the SPG8000A under test connected during subsequent tests to allow the system to stabilize.

**Frequency and frame timing accuracy test**

This procedure checks that the frequency and frame timing are accurate when locked to GPS or GLONASS.
Frequency accuracy when locked to GPS or GLONASS.

1. Check that the antenna is connected to both a GPS7 reference module (or other reference instrument) and the GPS ANT connector of the SPG8000A under test.

2. Check that both the reference module and the SPG8000A under test have been on for 20 minutes to allow the ovens to warm up.

3. Check the signal quality on the reference module as follows:
   a. Press the MODULE button until GPS7 appears.
   b. Use the up (▲) or down (▼) arrow button, if needed, to select STATUS.
   c. Check that the top line of the status display shows Locked.
   d. Use the left (◄) or right (►) arrow button to select Signal Quality.

4. Check the value on the reference unit. A value of 30 or above is adequate.

5. Check the signal quality on the SPG8000A under test as follows:
   a. Press the STATUS button.
b. Press the down (▼) arrow button until you see STATUS : GPS.

c. Use the left (◄) or right (►) arrow button to view the GPS SIGNAL QUALITY: 30.0 Sats: 4/4 readout. Check that the signal quality value is greater than 30 and that the number of satellites is above 4/4.

6. Check the value on the SPG8000A under test. A value of 30 or above is adequate.

7. Go to the diagnostics page on the reference unit and check that the system is in Fine mode as follows. If it is not, then allow it to warm up and stabilize.
   a. Use the up (▲) arrow button to select DIAGNOSTICS.
   b. Press the ENTER button.
   c. Press the right (►) arrow to display TUNE.
   d. Check that Fine shows on the right side of the display.
   e. Press BACK to exit Diagnostics menu.

8. Go to the diagnostics page on the SPG8000A under test and check that the system is in Fine mode as follows. If it is not, then allow it to warm up and stabilize.
   a. Press the SYSTEM button.
   b. Use the up (▲) arrow button to select DIAGNOSTICS.
   c. Press the ENTER button.
   d. Check that you can see SYSTEM : DIAGNOSTICS : TUNE in the menu.
   e. Press the right (►) arrow to display the Phase and DDS values.
   f. Check that Fine shows to the right of the readings. If it does not, allow more time for the system to stabilize.
   g. Press BACK to exit the Diagnostics menu.

9. Set the BLACK 1 output on the reference unit to NTSC as follows:
   a. Use the up (▲) or down (▼) arrow button to select SELECT OUTPUT.
   b. Use the left (◄) or right (►) arrow button to select Black 1.
   c. Press ENTER to display INPUT-OUTPUT.
   d. Use the down (▼) arrow button to display SELECT FORMAT.
   e. Press ENTER twice to select NTSC and Black Burst.

10. Set the BLACK 1 output on the SPG8000A unit under test to NTSC as follows:
    a. Press the BLACK button until you see BLACK 1: FORMAT on the menu.
    b. If you see NTSC on the display, press the ENTER button. If you do not see NTSC, press the right (►) arrow button until you do, and then press the ENTER button.
11. Connect **BLACK 1** of the reference unit to the reference input on the waveform monitor, and terminate the loop through with a 75 Ω terminator.

12. Connect **BLACK 1** of the SPG8000A under test to the **CMPST A** input of the waveform monitor, and terminate the loop through with a 75 Ω terminator.

13. Display the composite input on the waveform monitor and select external reference.

14. View the Vector Display in full screen mode.

15. Use the variable gain function to expand the burst to overlap the compass rose graticule.

16. Write down the minimum and maximum vector phase you observe over a 30 second period.

17. Calculate the difference and record the result in the test record.

18. View the Timing Display in full screen mode.

19. Record the timing value in the test record.

**Frame timing accuracy when locked to GPS or GLONASS.**

20. View the Timing Display in full screen mode.

21. Record the timing value in the test record.

---

**Internal frequency calibration test**

Perform the following procedure to set the internal frequency of the base unit internal oscillator. This adjustment stores the current correction to the oven oscillator frequency while it is locked to a GPS, GLONASS or reference signal, to be used when in **Internal** mode. It can be done without any disruption to operation and is best done in the operating environment of the instrument.

1. Connect the power cord to the SPG8000A.

2. Check for error messages as the instrument starts.

3. Connect a GPS or GLONASS signal to the GPS ANT connector.

4. Allow the instrument to warm up for at least 20 minutes.
5. Check that the signal on the SPG8000A under test is locked as follows:
   a. Press the STATUS button.
   b. Press the down (▼) arrow button until you see STATUS: REFERENCE: GPS.
   c. Check that Locked >>>> shows on the display.

6. Go to the diagnostics page on the SPG8000A under test and check that the system is in Fine mode as follows. If it is not, then allow it to warm up and stabilize.
   a. Press the SYSTEM button.
   b. Use the up (▲) arrow button to select DIAGNOSTICS.
   c. Press the ENTER button.
   d. Check that you can see SYSTEM: DIAGNOSTICS: TUNE in the menu.
   e. Press the right (►) arrow to display the Phase and DDS values.
   f. Check that Fine shows to the right of the readings. If it does not, allow more time for the system to stabilize.

7. Press the right (►) arrow to display the Tune values.

8. Check the Tune values. This is the amount that the SPG8000A is tuning to lock to the GPS or GLONASS signal. If this is more than ±0.1 e−6, then oven calibration is recommended and you should proceed to step 8. Otherwise exit the procedure.

9. Calibrate the oven correction as follows:
   a. Press the SYSTEM button.
   b. Press the up (▲) arrow button several times until you see CALIBRATE OVEN.
   c. Press the up (▲) arrow button until you see DIAGNOSTICS, and then press the ENTER button.
   d. Press the down arrow button until you see SYSTEM: DIAGNOSTICS: CALIBRATION and a value such as Cal: –0.13 e−6(2069204).

10. Record the value you see in the test record. This is the correction that is being applied to the internal oven in order to achieve calibration.

---

**NOTE.** If the value is outside the test limits, then the Oven has drifted more than expected and might need to be replaced.
Option PTP performance verification

The following procedures verify the functionality of the Option PTP synchronization connectors.

**NOTE.** All of the procedures in this section only apply to SPG8000A units with Option PTP installed.

**Required equipment**  
The following table lists the required equipment for the following procedure.

**Table 22: Required equipment for Option PTP performance verification**

<table>
<thead>
<tr>
<th>Item</th>
<th>Qty.</th>
<th>Minimum requirements</th>
<th>Recommended equipment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reference signal generator</td>
<td>1</td>
<td>PTP reference input and output</td>
<td>Tektronix SPG8000A with Option PTP</td>
</tr>
<tr>
<td>Waveform monitor</td>
<td>1</td>
<td>Composite inputs</td>
<td>Tektronix WFM8300 with Option CPS</td>
</tr>
<tr>
<td>75 Ω coaxial terminator</td>
<td>2</td>
<td></td>
<td>Tektronix part number 011-0163-00</td>
</tr>
<tr>
<td>75 Ω BNC cable</td>
<td>2</td>
<td>2 m long</td>
<td>Tektronix part number 012-0074-00 or MarkerTek 1894-B-B-3</td>
</tr>
<tr>
<td>Cat 5 or 6 cable</td>
<td>1</td>
<td>2 m long</td>
<td></td>
</tr>
<tr>
<td>SPF modules</td>
<td>2</td>
<td>Compatible modules</td>
<td>Tektronix SPG8000A Option LX or SX</td>
</tr>
<tr>
<td>Optical fiber cable</td>
<td>1</td>
<td>1 m long</td>
<td></td>
</tr>
</tbody>
</table>

**Test record**  
Photocopy this table and use it to record the performance test results.

**Table 23: SPG8000A Option PTP test record**

<table>
<thead>
<tr>
<th>Instrument Serial Number:</th>
<th>Certificate Number:</th>
</tr>
</thead>
<tbody>
<tr>
<td>Temperature:</td>
<td>RH %:</td>
</tr>
<tr>
<td>Date of Calibration:</td>
<td>Technician:</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Performance test</th>
<th>–Min</th>
<th>+Max</th>
<th>Measured</th>
<th>Value</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Master mode</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Master function</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RJ45 connector</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Timing offset</td>
<td>–1 μs</td>
<td>+1 μs</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Slave mode</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Slave function</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SFP connector</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Timing offset</td>
<td>–1 μs</td>
<td>+1 μs</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Procedures

Be sure to perform the *Common Diagnostics Tests* before proceeding. (See *Diagnostics tests* on page 32.)

You can perform performance verification procedures individually, if needed.

**DUT references.** The performance verification tests for Option PTP require a second SPG8000A with Option PTP. For convenience, the two instruments are named as follows in the procedures:

- **DUT SPG8000A:** The instrument being tested.
- **Reference SPG8000A:** The instrument being used as the reference.

**PTP connector tests.** There are two rear-panel connectors for PTP signals:

- **RJ45 connector for an Ethernet cable**
- **SFP housing for an optical SPF module**

In order to test both PTP ports, the procedures are written so that the RJ45 port is checked during the PTP Master mode test and the SFP port is checked during the PTP Slave mode test. If desired, either port can be used for either or both tests. However, if only one port is used, then the other port will not have been verified.

**Master mode test**

Perform the following test to ensure that the PTP Master mode and PTP RJ45 connector are working correctly.
Configure the DUT SPG8000A.

1. Load the factory default settings. *Load the factory preset* on page 32

2. Set the PTP network settings as follows:
   a. Press the SYSTEM button.
   b. Press the down arrow button to select SYSTEM : PTP NETWORK, and then press ENTER to access the PTP Network menu.
   c. If necessary, press the right arrow to select Disable. Press the ENTER button to confirm the selection and disable DHCP service.
   d. Press the down arrow to select SYSTEM : PTP: IP ADDRESS, and then press ENTER to access the address edit mode.
   e. Set the IP address to 192.168.1.3 by using the left/right arrow buttons to select a digit in the address and using the up/down arrow buttons to set the value for the selected address digit.
   f. Press the ENTER button to confirm the address changes.
   g. Press the down arrow to select SYSTEM : PTP: SUBNET MASK, and then press ENTER to access the address edit mode.
   h. Set the subnet mask to 255.255.255.0 by using the left/right arrow buttons to select a digit in the address and using the up/down arrow buttons to set the value for the selected address digit.
   i. Press the ENTER button to confirm the address changes.
   j. Press the down arrow to select SYSTEM : PTP: GATEWAY ADDRESS, and then press ENTER to access the address edit mode.
   k. Set the gateway address to 192.168.1.1 by using the left/right arrow buttons to select a digit in the address and using the up/down arrow buttons to set the value for the selected address digit.
   l. Press the ENTER button to confirm the address changes.
   m. Press the down arrow to select SYSTEM : PTP: SWITCH.
   n. Press the right arrow button to select Fully Crossed-Link, and then press ENTER to confirm the selection.

3. Set the reference mode to internal:
   a. Press the REF button to access the REFERENCE menu.
   b. If necessary, press the right arrow button to select Internal.
   c. Press ENTER to confirm the selection.

4. Enable the PTP Primary Master mode:
   a. Press the PTP button to access the PTP menu.
   b. If necessary, press the right arrow button to select Enable Master.
   c. Press ENTER to confirm the selection.

5. Connect a cable between the Black 1 output and the CMPST A input of the waveform monitor.
6. Connect a 75 Ω termination to the second CMPST A input.

Figure 25: Setup for PTP Master mode tests
Configure the reference SPG8000A.

1. Load the factory default settings. *Load the factory preset* on page 32
2. Set the PTP network settings as follows:
   a. Press the **SYSTEM** button.
   b. Press the down arrow button to select **SYSTEM : PTP NETWORK**, and then press **ENTER** to access the PTP Network menu.
   c. If necessary, press the right arrow to select **Disable**. Press the **ENTER** button to confirm the selection and disable DHCP service.
   d. Press the down arrow to select **SYSTEM : PTP: IP ADDRESS**, and then press **ENTER** to access the address edit mode.
   e. Set the IP address to **192.168.1.2** by using the left/right arrow buttons to select a digit in the address and using the up/down arrow buttons to set the value for the selected address digit.
   f. Press the **ENTER** button to confirm the address changes.
   g. Press the down arrow to select **SYSTEM : PTP: SUBNET MASK**, and then press **ENTER** to access the address edit mode.
   h. Set the subnet mask to **255.255.255.0** by using the left/right arrow buttons to select a digit in the address and using the up/down arrow buttons to set the value for the selected address digit.
   i. Press the **ENTER** button to confirm the address changes.
   j. Press the down arrow to select **SYSTEM : PTP: GATEWAY ADDRESS**, and then press **ENTER** to access the address edit mode.
   k. Set the gateway address to **192.168.1.1** by using the left/right arrow buttons to select a digit in the address and using the up/down arrow buttons to set the value for the selected address digit.
   l. Press the **ENTER** button to confirm the address changes.
   m. Press the down arrow to select **SYSTEM : PTP: SWITCH**.
   n. Press the right arrow button to select **Fully Crossed-Link**, and then press **ENTER** to confirm the selection.
3. Set the reference mode to PTP:
   a. Press the **REF** button to access the REFERENCE menu.
   b. If necessary, press the right arrow button to select **PTP**.
   c. Press **ENTER** to confirm the selection.
4. Connect a cable between the Black 1 output and the Reference input of the waveform monitor.
5. Connect a 75 Ω termination to the second Reference input.

**Configure the waveform monitor.**

1. Select to view the CMPST A input using the Timing Diagram display.
2. Set the monitor to use the external reference signal.
Test the DUT.

1. Press the STATUS button on the reference SPG8000A. If necessary, press the down (▼) arrow to see the lock status message. The message Waiting for Master should be displayed.

2. Connect the Cat 5 or 6 cable between the PTP RJ45 connectors on the DUT SPG8000A and the Reference SPG8000A.

3. You should see messages as the instrument progresses towards locking to the PTP signal. The message sequence is:
   - Waiting for Master
   - Setting PTP Frequency
   - Setting PTP Phase
   - Setting PTP Time
   - Adjusting SPG Phase
   - Locked

   **NOTE.** It should take approximately 3 minutes for the reference SPG8000A to lock to the PTP signal from the DUT SPG8000A.

4. When the status message changes to Locked, record Pass in the test record for Master function and for RJ45 connector.

5. On the waveform monitor, check that the Timing Diagram display indicates a timing difference of less than ±1 μs. Record the measured offset in the test record for Master mode Timing offset, and then record Pass or Fail for the test result.

---

**Slave mode tests**

Perform the following test to ensure that the PTP Slave mode and SFP connector are working correctly.
Configure the DUT SPG8000A.

1. If necessary, disconnect the Cat 5 or 6 cable that was installed between the PTP RJ45 ports on the DUT SPG8000A and reference SPG8000A in the previous Master mode test.
2. Load the factory default settings. Load the factory preset on page 32
3. Set the PTP network settings as follows:
   a. Press the SYSTEM button.
   b. Press the down arrow button to select SYSTEM : PTP NETWORK, and then press ENTER to access the PTP Network menu.
   c. If necessary, press the right arrow to select Disable. Press the ENTER button to confirm the selection and disable DHCP service.
   d. Press the down arrow to select SYSTEM : PTP: IP ADDRESS, and then press ENTER to access the address edit mode.
   e. Set the IP address to 192.168.1.3 by using the left/right arrow buttons to select a digit in the address and using the up/down arrow buttons to set the value for the selected address digit.
   f. Press the ENTER button to confirm the address changes.
   g. Press the down arrow to select SYSTEM : PTP: SUBNET MASK, and then press ENTER to access the address edit mode.
   h. Set the subnet mask to 255.255.255.0 by using the left/right arrow buttons to select a digit in the address and using the up/down arrow buttons to set the value for the selected address digit.
   i. Press the ENTER button to confirm the address changes.
   j. Press the down arrow to select SYSTEM : PTP: GATEWAY ADDRESS, and then press ENTER to access the address edit mode.
   k. Set the gateway address to 192.168.1.1 by using the left/right arrow buttons to select a digit in the address and using the up/down arrow buttons to set the value for the selected address digit.
   l. Press the ENTER button to confirm the address changes.
   m. Press the down arrow to select SYSTEM : PTP: SWITCH.
   n. Press the right arrow button to select Fully Crossed-Link, and then press ENTER to confirm the selection.
4. Set the reference mode to PTP:
   a. Press the REF button to access the REFERENCE menu.
   b. If necessary, press the right arrow button to select PTP.
   c. Press ENTER to confirm the selection.
5. Connect a cable between the Black 1 output and the CMPST A input of the waveform monitor.
6. Connect a 75 Ω termination to the second CMPST A input.

Figure 26: Setup for PTP Slave mode tests
Configure the reference SPG8000A.

1. Load the factory default settings. *Load the factory preset* on page 32

2. Set the PTP network settings as follows:
   a. Press the **SYSTEM** button.
   b. Press the down arrow button to select **SYSTEM : PTP NETWORK**, and then press **ENTER** to access the PTP Network menu.
   c. If necessary, press the right arrow to select **Disable**. Press the **ENTER** button to confirm the selection and disable DHCP service.
   d. Press the down arrow to select **SYSTEM : PTP: IP ADDRESS**, and then press **ENTER** to access the address edit mode.
   e. Set the IP address to **192.168.1.2** by using the left/right arrow buttons to select a digit in the address and using the up/down arrow buttons to set the value for the selected address digit.
   f. Press the **ENTER** button to confirm the address changes.
   g. Press the down arrow to select **SYSTEM : PTP: SUBNET MASK**, and then press **ENTER** to access the address edit mode.
   h. Set the subnet mask to **255.255.255.0** by using the left/right arrow buttons to select a digit in the address and using the up/down arrow buttons to set the value for the selected address digit.
   i. Press the **ENTER** button to confirm the address changes.
   j. Press the down arrow to select **SYSTEM : PTP: GATEWAY ADDRESS**, and then press **ENTER** to access the address edit mode.
   k. Set the gateway address to **192.168.1.1** by using the left/right arrow buttons to select a digit in the address and using the up/down arrow buttons to set the value for the selected address digit.
   l. Press the **ENTER** button to confirm the address changes.
   m. Press the down arrow to select **SYSTEM : PTP: SWITCH**.
   n. Press the right arrow button to select **Fully Crossed-Link**, and then press **ENTER** to confirm the selection.

3. Set the reference mode to internal:
   a. Press the **REF** button to access the REFERENCE menu.
   b. If necessary, press the right arrow button to select **Internal**.
   c. Press **ENTER** to confirm the selection.

4. Enable the PTP Primary Master mode:
   a. Press the **PTP** button to access the PTP menu.
   b. If necessary, press the right arrow button to select **Enable Master**.
   c. Press **ENTER** to confirm the selection.

5. Connect a cable between the Black 1 output and the Reference input of the waveform monitor.

6. Connect a 75 Ω termination to the second Reference input.
Configure the waveform monitor.

1. Select to view the CMPST A input using the Timing Diagram display.
2. Set the monitor to use the external reference signal.

Test the DUT.

1. Press the STATUS button on the DUT SPG8000A. If necessary, press the down (▼) arrow to see the lock status message. The message Waiting for Master should be displayed.
2. Install the compatible SFP modules on both the DUT SPG8000A and the reference SPG8000A.

CAUTION. The SFP modules must be compatible for this test to function properly. Use either two SPG8000A Option LX modules or use two SPG8000A Option SX modules.

3. Connect an optical fiber cable between the two SFP ports.
4. You should see messages as the instrument progresses towards locking to the PTP signal. The message sequence is:
   - Waiting for Master
   - Setting PTP Frequency
   - Setting PTP Phase
   - Setting PTP Time
   - Adjusting SPG Phase
   - Locked

NOTE. It should take approximately 3 minutes for the DUT SPG8000A to lock to the PTP signal from the reference SPG8000A.

5. When the status message changes to Locked, record Pass in the test record for Slave function and for SFP connector.
6. On the waveform monitor, check that the Timing Diagram display indicates a timing difference of less than ±1 μs. Record the measured offset in the test record for Slave mode Timing offset, and then record Pass or Fail for the test result.
Options SDI and 3G performance verification

The following procedures verify the functionality of the Option SDI connectors.

**NOTE.** All of the procedures in this section only apply to SPG8000A units with Option SDI installed. Some steps have setups that depend on whether Option 3G is also installed.

**Required equipment**

The following table lists the required equipment for the following procedure.

Table 24: Required equipment for Option SDI performance verification

<table>
<thead>
<tr>
<th>Item</th>
<th>No.</th>
<th>Minimum requirement</th>
<th>Recommended equipment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Waveform monitor</td>
<td>1</td>
<td>HD-SDI waveform monitor with 3 Gb/s capabilities</td>
<td>Tektronix WFM8300 with Option 3G and Option PHY</td>
</tr>
<tr>
<td>Digital signal analyzer</td>
<td>1</td>
<td>Digital signal analyzer with a 20 GHz electrical sampling module and a probe interface module</td>
<td>Tektronix DSAB200 with an 80E04 electrical sampling module and an 80A03 Tek Connect Probe Interface module with semirigid cable</td>
</tr>
<tr>
<td>Tekconnect 75 Ω to 50 Ω adapter with BNC input connector</td>
<td>1</td>
<td></td>
<td>Tektronix part number TCA75</td>
</tr>
<tr>
<td>Tekconnect adapter with BNC input connector</td>
<td>1</td>
<td></td>
<td>Tektronix part number TCA-BNC</td>
</tr>
<tr>
<td>1 m (3 ft) BNC to BNC high-bandwidth cable</td>
<td>3</td>
<td>Used to hook DUT to scope for Amplitude and rise time tests</td>
<td>Belden 1694, MarkerTek 1694-B-3</td>
</tr>
<tr>
<td>Stable 10 kHz sine generator</td>
<td>1</td>
<td>CW sine wave, with 800 mV_{p-p} ± 5% into 75 Ω, THD &lt; 60 dBc, 10 kHz, and less than 50 mV DC offset</td>
<td>A Tek AFG3101</td>
</tr>
<tr>
<td>Precision RMS voltmeter</td>
<td>1</td>
<td></td>
<td>Keithley 2700 DMM</td>
</tr>
<tr>
<td>6 dB SMA attenuator</td>
<td>1</td>
<td></td>
<td>Tektronix part number 015-1001-01</td>
</tr>
<tr>
<td>SMA (male) to BNC (female) adapter</td>
<td>1</td>
<td></td>
<td>Tektronix part number 015-0554-00</td>
</tr>
<tr>
<td>75 Ω Precision terminator</td>
<td>1</td>
<td></td>
<td>75 Ω Precision terminator (Tektronix part number 011-0102-03)</td>
</tr>
<tr>
<td>BNC to Banana Plug adapter</td>
<td>1</td>
<td></td>
<td>Pomona model 1269</td>
</tr>
<tr>
<td>BNC T</td>
<td>1</td>
<td></td>
<td>Tektronix part number 103-0030-00</td>
</tr>
<tr>
<td>BNC (female) to BNC (female) 75 Ω barrel</td>
<td>1</td>
<td></td>
<td>Amphenol part number 31-70019</td>
</tr>
</tbody>
</table>
Test record

Photocopy this table and use it to record the performance test results.

Table 25: SPG8000A Option SDI test record

<table>
<thead>
<tr>
<th>Performance test</th>
<th>Minimum</th>
<th>Maximum</th>
<th>Value</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>SDI diagnostics</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PLL status</td>
<td></td>
<td></td>
<td>Pass</td>
<td>Fail</td>
</tr>
<tr>
<td>Flex0</td>
<td></td>
<td></td>
<td>Pass</td>
<td></td>
</tr>
<tr>
<td>Flex1</td>
<td></td>
<td></td>
<td>Pass</td>
<td></td>
</tr>
<tr>
<td>DDS status</td>
<td></td>
<td></td>
<td>Pass</td>
<td>Fail</td>
</tr>
<tr>
<td>DDS0</td>
<td></td>
<td></td>
<td>Pass</td>
<td></td>
</tr>
<tr>
<td>DDS1</td>
<td></td>
<td></td>
<td>Pass</td>
<td></td>
</tr>
<tr>
<td>Voltages</td>
<td></td>
<td></td>
<td></td>
<td>Fail</td>
</tr>
<tr>
<td>+1.2 V</td>
<td></td>
<td></td>
<td>Pass</td>
<td></td>
</tr>
<tr>
<td>+1.2 VA</td>
<td></td>
<td></td>
<td>Pass</td>
<td></td>
</tr>
<tr>
<td>+3.3 V</td>
<td></td>
<td></td>
<td>Pass</td>
<td></td>
</tr>
<tr>
<td>+3.3 VA</td>
<td></td>
<td></td>
<td>Pass</td>
<td></td>
</tr>
<tr>
<td>+1.5 V</td>
<td></td>
<td></td>
<td>Pass</td>
<td></td>
</tr>
<tr>
<td>+3.0 V</td>
<td></td>
<td></td>
<td>Pass</td>
<td></td>
</tr>
<tr>
<td>+1.8 V</td>
<td></td>
<td></td>
<td>Pass</td>
<td></td>
</tr>
<tr>
<td>Dref</td>
<td></td>
<td></td>
<td>Pass</td>
<td>Fail</td>
</tr>
<tr>
<td>SRAM Memory</td>
<td></td>
<td></td>
<td>Pass</td>
<td>Fail</td>
</tr>
<tr>
<td>Addr Bus</td>
<td></td>
<td></td>
<td>Pass</td>
<td></td>
</tr>
<tr>
<td>Data Bus</td>
<td></td>
<td></td>
<td>Pass</td>
<td></td>
</tr>
<tr>
<td>Memory Test</td>
<td></td>
<td></td>
<td>Pass</td>
<td>Fail</td>
</tr>
<tr>
<td>DDR2 Memory</td>
<td></td>
<td></td>
<td>Pass</td>
<td>Fail</td>
</tr>
<tr>
<td>Addr Bus</td>
<td></td>
<td></td>
<td>Pass</td>
<td></td>
</tr>
<tr>
<td>Data Bus</td>
<td></td>
<td></td>
<td>Pass</td>
<td></td>
</tr>
<tr>
<td>Memory Test</td>
<td></td>
<td></td>
<td>Pass</td>
<td>Fail</td>
</tr>
<tr>
<td>Performance test</td>
<td>Minimum</td>
<td>Maximum</td>
<td>Value</td>
<td>Value</td>
</tr>
<tr>
<td>------------------</td>
<td>---------</td>
<td>---------</td>
<td>-------</td>
<td>-------</td>
</tr>
<tr>
<td>Output function and jitter (channel 1 and channel 2)</td>
<td>Signal 1A 1080 50p/1080 50i</td>
<td>0 ns</td>
<td>50 ps p-p</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Jitter 1080 50p/1080 50i</td>
<td>0 ns</td>
<td>50 ps p-p</td>
<td>Pass</td>
</tr>
<tr>
<td></td>
<td>Signal 1B 1080 59.94p/1080 59.94i</td>
<td>0 ns</td>
<td>50 ps p-p</td>
<td>Fail</td>
</tr>
<tr>
<td></td>
<td>Jitter 1080 59.94p/1080 59.94i</td>
<td>0 ns</td>
<td>50 ps p-p</td>
<td>Pass</td>
</tr>
<tr>
<td></td>
<td>Signal 1B 1080 24p</td>
<td>0 ns</td>
<td>50 ps p-p</td>
<td>Fail</td>
</tr>
<tr>
<td></td>
<td>Jitter 1080 24p</td>
<td>0 ns</td>
<td>50 ps p-p</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Signal 2A 1080 50p/1080 50i</td>
<td>0 ns</td>
<td>50 ps p-p</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Jitter 1080 50p/1080 50i</td>
<td>0 ns</td>
<td>50 ps p-p</td>
<td>Pass</td>
</tr>
<tr>
<td></td>
<td>Signal 2B 1080 59.94p/1080 59.94i</td>
<td>0 ns</td>
<td>50 ps p-p</td>
<td>Fail</td>
</tr>
<tr>
<td></td>
<td>Jitter 1080 59.94p/1080 59.94i</td>
<td>0 ns</td>
<td>50 ps p-p</td>
<td>Pass</td>
</tr>
<tr>
<td></td>
<td>Signal 2B 1080 24p</td>
<td>0 ns</td>
<td>50 ps p-p</td>
<td>Fail</td>
</tr>
<tr>
<td></td>
<td>Jitter 1080 24p</td>
<td>0 ns</td>
<td>50 ps p-p</td>
<td></td>
</tr>
<tr>
<td>Amplitude characterization</td>
<td>DMM measurement (Typically, 0.2880 V)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Cycle RMS (Typically, 116 mV)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Cycle mean (Typically, 1 mV)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>RMS amplitude of sine wave (Typically, 116 mV)</td>
<td>SQRT((cycle RMS)^2 - (cycle mean)^2)</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Attenuation factor</td>
<td>2.35</td>
<td>2.55</td>
<td></td>
</tr>
<tr>
<td>Performance test</td>
<td>Minimum</td>
<td>Maximum</td>
<td>Value</td>
<td>Value</td>
</tr>
<tr>
<td>-------------------------------------------</td>
<td>---------</td>
<td>---------</td>
<td>-------</td>
<td>-------</td>
</tr>
<tr>
<td><strong>SDI Output Amplitude</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(channel 1 and channel 2)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Signal 1A amplitude calculated</td>
<td>776 mV</td>
<td>824 mV</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Signal 1B amplitude calculated</td>
<td>776 mV</td>
<td>824 mV</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Signal 2A amplitude calculated</td>
<td>776 mV</td>
<td>824 mV</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Signal 2B amplitude calculated</td>
<td>776 mV</td>
<td>824 mV</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>SDI Rise and Fall Time</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(HD and 3G)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Signal 1A</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rise time</td>
<td>0 ps</td>
<td>135 ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Fall time</td>
<td>0 ps</td>
<td>135 ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Difference</td>
<td>-50 ps</td>
<td>+50 ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>SDI Rise and Fall Time</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(SD)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Signal 1A</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rise time</td>
<td>400 ps</td>
<td>1000 ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Fall time</td>
<td>400 ps</td>
<td>1000 ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Difference</td>
<td>-500 ps</td>
<td>+500 ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>SDI Rise and Fall Time</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(HD and 3G)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Signal 1B</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rise time</td>
<td>0 ps</td>
<td>135 ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Fall time</td>
<td>0 ps</td>
<td>135 ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Difference</td>
<td>-50 ps</td>
<td>+50 ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>SDI Rise and Fall Time</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(SD)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Signal 1B</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rise time</td>
<td>400 ps</td>
<td>1000 ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Fall time</td>
<td>400 ps</td>
<td>1000 ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Difference</td>
<td>-500 ps</td>
<td>+500 ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>SDI Rise and Fall Time</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(HD and 3G)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Signal 2A</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rise time</td>
<td>0 ps</td>
<td>135 ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Fall time</td>
<td>0 ps</td>
<td>135 ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Difference</td>
<td>-50 ps</td>
<td>+50 ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>SDI Rise and Fall Time</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(SD)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Signal 2A</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rise time</td>
<td>400 ps</td>
<td>1000 ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Fall time</td>
<td>400 ps</td>
<td>1000 ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Difference</td>
<td>-500 ps</td>
<td>+500 ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>SDI Rise and Fall Time</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(HD and 3G)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Signal 2B</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rise time</td>
<td>0 ps</td>
<td>135 ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Fall time</td>
<td>0 ps</td>
<td>135 ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Difference</td>
<td>-50 ps</td>
<td>+50 ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>SDI Rise and Fall Time</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(SD)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Signal 2B</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rise time</td>
<td>400 ps</td>
<td>1000 ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Fall time</td>
<td>400 ps</td>
<td>1000 ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Difference</td>
<td>-500 ps</td>
<td>+500 ps</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Preparation
Be sure you have performed the performance verification preparation before proceeding. (See Preparation on page 31.)
Performance verification procedures can be performed individually, if needed.

Check for Option 3G
Check whether Option 3G is installed on your instrument. If Option 3G is installed, then you should use the setups in the following procedures that are called out for Option 3G.

1. Press the SYSTEM button to access the SYSTEM menu.
2. Press the up (▲) or down (▼) arrow button to select SYSTEM : OPTIONS.

   The second line of the display lists the installed options. The readout will show 3G if Option 3G is installed.

   ![SYSTEM : OPTIONS](image)

SDI diagnostics
Check the SDI diagnostics before performing the performance verification tests. Some of the SDI diagnostics are available only when the instrument is in factory mode.

1. Change the instrument to factory mode. (See Set the SPG8000A to Factory Mode on page 31.)
2. Load the factory default preset. (See Load the factory preset on page 32.)
1. Press the SYSTEM button to access the SYSTEM menu.
2. Use the up (▲) or down (▼) arrow button to select SYSTEM : DIAGNOSTICS, and then press the ENTER button.
3. Use the down (▼) arrow button to view the PLL STATUS MAIN display.
4. Use the right (►) arrow button to view the PLL STATUS SDI display.
5. Check that Flex0 and Flex1 both show Lock, and then record Pass or Fail in the test record.
6. Use the right (►) arrow button to view the DDS STATUS SDI display.
7. Check that DDS0 Phase and DDS1 Phase both show Lock, and then record Pass or Fail in the test record.
8. Use the down (▼) arrow button to view the VOLTAGE display.
9. Use the left (◄) arrow button to view the VOLTAGE SDI BRD displays 1 through 4.
10. Check that all voltages show OK for each VOLTAGE SDI BRD display, and then record Pass or Fail in the test record.
11. Use the down (▼) arrow button to select SRAM ADDR BUS 1.
12. Use the right (►) arrow button to view the **SRAM ADDR BUS** displays 1 through 3.

13. Check that all buses show **(OK)** for each SRAM ADDR BUS display, and then record Pass or Fail in the test record.

14. Use the down (▼) arrow button to select **SRAM DATA BUS 1**.

15. Use the right (►) arrow button to view the **SRAM DATA BUS** displays 1 through 3.

16. Check that all buses show **(OK)** for each SRAM DATA BUS display, and then record Pass or Fail in the test record.

17. Use the down (▼) arrow button to select **SRAM MEM TEST**, and then press the **ENTER** button to start the test. The SRAM memory test takes approximately 60 seconds to complete.

18. Check that the display reads **SRAM: 0 bad sectors detected**, and then record Pass or Fail in the test record.

19. Use the down (▼) arrow button to select **DDR2 ADDR BUS 1**.

20. Use the right (►) arrow button to view the **DDR2 ADDR BUS** displays 1 and 2.

21. Check that all buses show **(OK)** for each DDR2 ADDR BUS display, and then record Pass or Fail in the test record.

22. Use the down (▼) arrow button to select **DDR2 DATA BUS 1**.

23. Use the right (►) arrow button to view the **DDR2 DATA BUS** displays 1 and 2.

24. Check that all buses show **(OK)** for each DDR2 DATA BUS display, and then record Pass or Fail in the test record.

25. Use the down (▼) arrow button to select **DDR2 MEM TEST**, and then press the **ENTER** button to start the test. The DDR2 memory test takes approximately 7 seconds to complete.

26. Check that the display reads **DDR2: 0 errors detected**, and then record Pass or Fail in the test record.

27. Press the **BACK** button to exit the **DIAGNOSTICS** submenu.

**Exit factory mode.** Exit the factory mode to recover from the memory tests before continuing with the next verification steps:

1. Remove and then reattach the power cord to restart the SPG8000A.
Output functional and jitter test

1. Connect a 1 m cable from the **SDI 1A** output on the SPG8000A under test to the SDI A input of a WFM8300 with Options 3G and PHY.

Figure 27: Setup for output and jitter test

2. Press the **SDI** button on the SPG8000A. You should see **SDI 1: OUTPUT MODE** in the menu.

3. Press the left (◄) or right (►) arrow button to select the appropriate output mode as listed below. When the desired output mode is displayed, press the **ENTER** button to confirm the selection.
   - Option 3G installed: select **3G-Level A (1920 × 1080)**
   - Option 3G not installed: select **HD (1920 × 1080)**

4. Press the down (▼) arrow button until you see **FORMAT** in the menu.

5. Press the left (◄) or right (►) arrow button to select the appropriate output mode as listed below. When the desired output mode is displayed, press the **ENTER** button to confirm the selection.
   - Option 3G installed: select **1080 50p**
   - Option 3G not installed: select **1080 50i**

6. Check that the WFM8300 displays the selected format in the status bar:
   - Option 3G installed: **1080 50p** is displayed
   - Option 3G not installed: **1080 50i** is displayed

7. Record Pass or Fail in the test record.

8. Select a tile on the WFM8300 and press the **FULL** button to view the display full screen.

9. Press the **EYE** button on the WFM8300. If necessary, press and hold the **EYE** button to access the menu and set the jitter HP filter to 100 kHz.
10. Set the test signal on the SPG8000A to 75% Color Bars (75% White) as follows:
   a. Press the down (▼) arrow button until you see TEST SIGNAL in the menu, and then press the ENTER button.
   b. Press the right (►) arrow button until you see 75% Color Bars (75% White).
   c. Press the ENTER button.

11. Measure the jitter on the WFM8300 as follows:
   a. Set the WFM8300 vertical gain to 5x.
   b. Set the WFM8300 horizontal magnification to 10x.
   c. Center an eye crossing on the WFM8300 screen.
   d. Press the WFM8300 Display button, and then turn on Infinite Persistence and set the waveform intensity to 50%.
   e. Turn on the WFM8300 time cursors.
   f. Shift the WFM8300 trace position to restart the persistence. Wait 30 seconds, and then use the time cursors to measure the width of the eye at the narrowest point on the WFM8300 display.

12. Record the jitter reading in the test record.

13. Move the cable from the SDI 1A connector to the SDI 1B connector.

14. Repeat steps 4 through 12 for the SDI 1B output using the following format:
   - Option 3G installed: select 1080 59.94p
   - Option 3G not installed: select 1080 59.94i

15. Repeat steps 2 through 12 for the SDI 1B output, but change the Output Mode to **HD (1920 x 1080)** and the format to **1080 24p**.

16. Move the cable from the SDI 1B connector to the SDI 2A connector.

17. Press the SDI button on the SPG8000A until you see **SDI 2: OUTPUT MODE**.

18. Repeat steps 2 - 12 for the SDI 2A output.

19. Move the cable from the SDI 2A connector to the SDI 2B connector.

20. Repeat steps 14 - 15 for the SDI 2B output.

---

**Amplitude characterization**

There are two parts to this test: Part A and Part B. Part A sets up a reference to the DMM. Part B characterizes the test system.
Part A: Reference against the DMM.

1. Connect the equipment as follows:
   a. One end of a 1 m high bandwidth cable to the AFG3101 output.
   b. The other end of the 1 m cable to the BNC T.
   c. The BNC T to a BNC to banana adapter.
   d. The other end of the BNC T to a precision terminator.
   e. The end of the banana adapter to the input of the DMM.

![Figure 28: Setup for reference against the DMM](image)

2. Set the AFG3101 to output a sine wave into a load impedance of 75 Ω.
3. Set the AFG3101 to a 10 kHz output into a load impedance of 75 Ω.
4. Set the AFG3101 to an 800 mV_{p-p} output into a load impedance of 75 Ω.
5. Check that the output of the AFG3101 is On.
6. Set the DMM to measure AC voltage using a medium filter setting. Set the range to allow for four digits of RMS amplitude.
7. Record the DMM measurement in the test record.

**Set up the digital signal analyzer**

**CAUTION.** Electrostatic discharge can damage the oscilloscope modules. To prevent damage, always work in a static free environment and discharge the static voltage from your body by wearing a grounded antistatic wrist strap while handling these modules.

1. Install the 80A03 output cable into the Channel 1/2 slot of the oscilloscope.
2. Install the 80E04 sampling head into the 80A03 adapter and connect the two using the SMA cables.
3. Install the TCA-75 into the left port of the 80A03.
4. Install the TCA-BNC into the right port of the 80A03.

![Figure 29: Set up the digital signal analyzer](image)

5. If needed, press the Default Settings button on the oscilloscope.

6. Press the Channel 1 button on the 80E04 sampling head to activate Channel 1.
Part B: characterization of the test system

1. Connect the equipment as follows:
   a. AFG3101 output to 1 m high bandwidth cable.
   b. The other end of the cable to a TCA-75.
   c. The TCA-75 to the 80A03 in the oscilloscope and plug-in.
   d. A 50 Ω cable from the AFG3101 trigger output.
   e. The other end of the 50 Ω cable to the BNC to SMA adapter.
   f. The SMA adapter to the 6 dB pad.
   g. The 6 dB pad to the trigger direct input on the oscilloscope.

2. Keep the AFG3101 at the same output as in Part A of this test.

3. Set the oscilloscope to a horizontal scale of 20 μs.

4. Set the oscilloscope to a vertical scale of 50 mV.

5. Set the oscilloscope to averaging 16 and set the record length to 4000 points.

6. On the oscilloscope, select measurement 1 and then pulse amplitude and select it to measure Cycle RMS.

7. On the oscilloscope, select measurement 2 and then pulse amplitude and select it to measure Cycle Mean.

8. Record the Cycle RMS and Cycle Mean values in the test record.

9. Calculate the corrected RMS amplitude of the sine wave:

Figure 30: Setup for characterization of the test system
SQRT((cycle RMS)^2 - (cycle mean)^2)

10. Record the result in the test record.

11. Calculate the total attenuation factor for the system. This is the DMM measurement divided by the corrected RMS sine wave amplitude. This attenuation factor will be used after measuring the signal outputs in the next test.

12. Record the attenuation factor value in the test record.

13. Enter the attenuation factor value into the oscilloscope:
   a. On the oscilloscope, press the SETUP DIALOG button.
   b. Select the “Vert” tab from the top of the setup page.
   c. Select the “External Attenuation” box, and then enter the attenuation factor calculated in step 11 above.

SDI output amplitude

Perform this test with the instrument in factory mode. (See Set the SPG8000A to Factory Mode on page 31.)

Perform this test after you have performed the Amplitude characterization procedure. (See Amplitude characterization on page 111.)
**CAUTION.** The serial output level can be adjusted when the instrument is in factory mode. Be careful not to accidentally adjust this level, as this will invalidate the factory calibration. If you need to perform a serial output level adjustment, see the SPG8000A service manual for the procedure.

1. Connect a 75 Ω cable from the **SDI 1B** output on the SPG8000A through the BNC to SMA adapter (with or without the 6 dB pad) to the trigger direct input on a sampling oscilloscope.

2. Connect a 1 m high-bandwidth cable from the **SDI 1A** output of the SPG8000A to the TCA75 BNC on the oscilloscope adapter.

3. Set the SDI calibration signal for **SDI 1A** to 20 bits square on the SPG8000A as follows:
   a. Press the **SDI** button on the SPG8000A.
   b. Use the up (▲) arrow button to select **CALIBRATION**. You should see **Channel 1 : Top** in the menu.
   c. Press the **ENTER** button.
   d. Press the right (►) arrow button to select **20 bits Square**.

4. Set the scope to averaging 16 and set the record length to 4000 points, the time/div to 2 ns, and the amplitude per division to 100 mV.

5. On the scope, select Measurement 3, Pulse-Amplitude, and then Amplitude to measure the amplitude on the flat part of the long pulse.

6. Right click on the measurement readout, and select **Show Statistics** and **Show Annotations** from the pop-up menu.
7. Press the **Clear Data** button on the oscilloscope and wait about 5 seconds before proceeding to the next step.

8. Record the average value, which is indicated by the letter $\mu$. Multiply $\mu$ by the attenuation factor you obtained in step 11 of the previous test.

---

**NOTE.** If you entered the attenuation factor into the scope at the end of the amplitude characterization test (See Amplitude characterization on page 111), then the scope will display the multiplication result.

9. Record the result in the test record.

10. Swap the signal cables between the SDI 1A and SDI 1B connectors so that **SDI 1A** connects to the trigger input and **SDI 1B** connects to the adapter.

11. Repeat steps 7 through 9 for the SDI 1B output.

12. Move the signal cable from the **SDI 1A** connector to the **SDI 2B** connector, and move the signal cable from the **SDI 1B** to the **SDI 2A** connector.

13. Repeat steps 7 through 12 for the SDI 2A and SDI 2B outputs.

14. Press the **BACK** button to exit the SDI calibration mode.

15. If you are performing the verification procedures in order, you can skip forward to step 1 of the **SDI rise and fall time** test. Otherwise, proceed to the next step.

16. Exit factory mode by removing and then reattaching the power cord to restart the SPG8000A.

---

**SDI rise and fall time**

Perform this test with the instrument in factory mode. (See Set the SPG8000A to Factory Mode on page 31.)

This procedure uses the same equipment setup as the previous procedure. (See Figure 31: Setup for SDI output amplitude test on page 116.)

---

**CAUTION.** The serial output level can be adjusted when the instrument is in factory mode. Be careful not to accidentally adjust this level, as this will invalidate the factory calibration. If you need to perform a serial output level adjustment, see the SPG8000A service manual for the procedure.

1. Connect a 75 $\Omega$ cable from the **SDI 1B** connector in the SPG8000A through the SMA to BNC adapter (with or without the 6 dB pad) to the trigger direct input on a sampling oscilloscope.

2. Connect a cable from the **SDI 1A** output of SPG8000A to the TCA75 BNC on the oscilloscope adapter.
3. Set the SDI calibration signal for SDI 1A to 20 bits square on the SPG8000A as follows:
   a. Press the SDI button on the SPG8000A.
   b. Use the up (▲) arrow button to select SDI 1 : CALIBRATION. You should see Channel 1 : Top in the menu.
   c. Press the ENTER button.
   d. Press the right (►) arrow button to select 20 bits Square.
4. On the oscilloscope, set the horizontal scale to 200 ps.
5. Set the oscilloscope to averaging 16 and set the record length to 4000 points.
7. Select the Reference Level tab from Measure and set the reference high to 80% and the low to 20%.
8. Select Measurement 5 and then Pulse-Timing for the Fall Time.
9. Select the Reference Level tab from Measure and set the reference high to 80% and the low to 20%.
10. Set the horizontal position to put the rising edge of the waveform about 2.5 divisions to the left of center.
11. Measure the rise time and record the result in the test record.
12. Use the horizontal position knob to put the falling edge about 2.5 divisions left of center.
13. Measure the fall time and record the result in the test record.
14. Check that the difference between the rise and fall times is within the specified limits and record the result in the test record.
15. Swap the signal cables between the SDI 1A and SDI 1B connectors so that SDI 1A connects to the trigger input and SDI 1B connects to the adapter.
16. Repeat steps 10 through 14 for the SDI 1B output.
17. Move the signal cable from the SDI 1A connector to the SDI 2B connector, and move the signal cable from the SDI 1B connector to the SDI 2A connector.
18. Repeat steps 10 through 16 for the SDI 2A and SDI 2B outputs.
19. Press the BACK button to exit the SDI calibration mode.
20. Disconnect all signal cables from the SPG8000A.
21. Set the SDI output mode to SD:
   a. Press the SDI button. SDI 1 : OUTPUT MODE should be displayed.
   b. Use the left (◄) or right (►) arrow button to select the SD output mode. Press the ENTER button to confirm the selection.
c. Press the down (▼) arrow button to select **SDI 1 : FORMAT**.

d. Use the left (◄) or right (►) arrow button to select the **525 59.94i** format. Press the **ENTER** button to confirm the selection.

22. Connect a 1 m cable from the SDI 1A output to the 3G SDI A input of a WFM8300 with Options 3G and PHY. (See *Figure 27: Setup for output and jitter test* on page 110.)

23. Set up the WFM8300 to display an eye diagram and eye measurements full screen.

24. Record the rise time, fall time, and difference in the test record.

25. Move the cable from the SDI 1A connector to the SDI 1B connector.

26. Repeat step 24 for the SDI 1B connector.

27. Repeat steps 21 - 26 for the SDI 2A and SDI 2B connectors.

**Exit factory mode.** Exit the factory mode.

1. Remove and then reattach the power cord to restart the SPG8000A.